BIST for Logic and Local Interconnect Resources in a Novel Mesh of Cluster FPGA - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2013

BIST for Logic and Local Interconnect Resources in a Novel Mesh of Cluster FPGA

Résumé

This paper presents new Built-In Self-Test (BIST) schemes for fault detection and diagnosis of Basic Logic Element (BLE) and intra-cluster (local) interconnect of a novel mesh of cluster FPGA. The proposed schemes avoid redundant test/diagnosis configurations by merging multiple configurations without losing diagnostic resolution. Efficiency of these schemes is calculated in terms of respective number of test/diagnosis configurations for the new FPGA. Results show that 50 BIST configurations are required for a complete test and diagnosis of the cluster. The testability aspects of this FPGA are explored in comparison with the classic clustered-mesh FPGA of the same parameters.

Mots clés

Fichier non déposé

Dates et versions

hal-00982772 , version 1 (24-04-2014)

Identifiants

Citer

Saif-Ur Rehman, Mounir Benabdenbi, Lorena Anghel. BIST for Logic and Local Interconnect Resources in a Novel Mesh of Cluster FPGA. IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), Oct 2013, New-York, United States. pp.296 - 301, ⟨10.1109/DFT.2013.6653622⟩. ⟨hal-00982772⟩

Collections

UGA CNRS TIMA
67 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More