Redundancy Method to assess Electromigration Lifetime in power grid design
Résumé
The tendency of semiconductor market to increase component density in small chip leads to reliability issues such as Electromigration (EM). This phenomenon becomes critical in deep submicron design technology. In this paper we assess chip power grid lifetimes by taking into account redundant paths contribution in case of EM degradation. The application of this method for wire lifetime validation of a 32nm microprocessor has reduced significantly wires susceptible to EM given by simulation tools.
Domaines
Systèmes embarqués
Fichier principal
Redundancy_Method_to_assess_Electromigration_Lifetime_in_power_grid_design.pdf (595.53 Ko)
Télécharger le fichier
| Origine | Fichiers produits par l'(les) auteur(s) |
|---|
Loading...