FPGA Prototype of Flexible Heterogeneous multi-ASIP NoC-based Unified Turbo Receiver - Archive ouverte HAL Access content directly
Conference Papers Year : 2011

FPGA Prototype of Flexible Heterogeneous multi-ASIP NoC-based Unified Turbo Receiver

Abstract

Recent and emerging wireless standards impose stringent requirements in terms of high throughput, error rate performance and flexibility. Although turbo processing in the receiver ensures error rate performance close to theoretical limits, due to its iterative nature, it creates a bottleneck in achieving high throughput. On the hardware side, the high throughput dedicated architectures cannot cope with the flexibility requirements hence some programmable, yet high throughput, architecture is mandatory for future wireless terminals. To address the three stated issues we are demonstrating FPGA prototype of a parallel, flexible and high throughput heterogeneous multi-ASIP NoC-based unified turbo receiver. The proposed prototype can be configured for required parameters by changing application programs of constituent ASIPs and one can extract required processing power by using adequate number of ASIP elements.
No file

Dates and versions

hal-00797560 , version 1 (06-03-2013)

Identifiers

  • HAL Id : hal-00797560 , version 1

Cite

Atif Raza Jafri, Amer Baghdadi, Michel Jezequel. FPGA Prototype of Flexible Heterogeneous multi-ASIP NoC-based Unified Turbo Receiver. DATE 2011: Demonstration at the University Booth of the Design, Automation and Test in Europe Conference & Exhibition, Mar 2011, Grenoble, France. ⟨hal-00797560⟩
182 View
0 Download

Share

Gmail Facebook X LinkedIn More