Design of a GF(64)-LDPC Decoder Based on the EMS Algorithm - Archive ouverte HAL Accéder directement au contenu
Article Dans Une Revue IEEE Transactions on Circuits and Systems Part 1 Fundamental Theory and Applications Année : 2013

Design of a GF(64)-LDPC Decoder Based on the EMS Algorithm

Résumé

This paper presents the architecture, performance and implementation results of a serial GF(64)-LDPC decoder based on a reduced-complexity version of the Extended Min-Sum algorithm. The main contributions of this work correspond to the variable node processing, the codeword decision and the elementary check node processing. Post-synthesis area results show that the decoder area is less than 20% of a Virtex 4 FPGA for a decoding throughput of 2.95 Mbps. The implemented decoder presents performance at less than 0.7 dB from the Belief Propagation algorithm for different code lengths and rates. Moreover, the proposed architecture can be easily adapted to decode very high Galois Field orders, such as GF(4096) or higher, by slightly modifying a marginal part of the design.

Mots clés

Domaines

Electronique
Fichier principal
Vignette du fichier
TCAS_NB-LDPC_decoder_V10_emmanuel_6_.pdf (846.87 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-00777131 , version 1 (31-01-2013)

Identifiants

Citer

Emmanuel Boutillon, Laura Conde-Canencia, Ali Al Ghouwayel. Design of a GF(64)-LDPC Decoder Based on the EMS Algorithm. IEEE Transactions on Circuits and Systems Part 1 Fundamental Theory and Applications, 2013, 60 (10), pp.2644 - 2656. ⟨10.1109/TCSI.2013.2279186⟩. ⟨hal-00777131⟩
297 Consultations
1412 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More