A shuffled iterative bit-interleaved coded modulation receiver for the DVB-T2 standard: Design, implementation and FPGA prototyping - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2011

A shuffled iterative bit-interleaved coded modulation receiver for the DVB-T2 standard: Design, implementation and FPGA prototyping

Résumé

Rotated QAM constellations improve Bit-Interleaved Coded Modulation (BICM) performance over fading channels. Indeed, an increased diversity is obtained by coupling a constellation rotation with interleaving between the real and imaginary components of transmitted symbols either in time or frequency domain. Iterative processing at the receiver side can provide additional improvement in performance. In this paper, an efficient shuffled iterative receiver is investigated for the second generation of the terrestrial digital video broadcasting standard DVB-T2. Scheduling an efficient message passing algorithm with low latency between the demapper and the LDPC decoder represents the main contribution. The design and the FPGA prototyping of the resultant shuffled iterative BICM receiver are then described. Architecture complexity and measured performance validate the potential of iterative receiver as a practical and competitive solution for the DVB-T2 standard.
Fichier principal
Vignette du fichier
SIPS_2011_vf.pdf (308.35 Ko) Télécharger le fichier
Origine : Fichiers éditeurs autorisés sur une archive ouverte
Loading...

Dates et versions

hal-00667672 , version 1 (08-02-2012)

Identifiants

Citer

Meng Li, Charbel Abdel Nour, Christophe Jego, Jianxiao Yang, Catherine Douillard. A shuffled iterative bit-interleaved coded modulation receiver for the DVB-T2 standard: Design, implementation and FPGA prototyping. Signal Processing Systems (SiPS), 2011 IEEE Workshop on, Oct 2011, Beirut, Lebanon. pp.55 -60, ⟨10.1109/SiPS.2011.6088949⟩. ⟨hal-00667672⟩
262 Consultations
268 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More