Configurable Thru-Silicon-Via interconnect Built-In Self-Test and diagnosis - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2011

Configurable Thru-Silicon-Via interconnect Built-In Self-Test and diagnosis

Résumé

Three-dimensional integration is a key technology for systems whose performance / power requirements cannot be achieved by traditional silicon technologies. Testing is one of the major challenges of 3D integration. This paper proposes a configurable Interconnect Built-In Self-Test (BIST) technique for inter-die interconnects (Thru-Silicon Vias TSVs). The proposed technique accounts for faults like opens and shorts and also delay faults due to crosstalk. In the proposed fault model, the signal transitions on victim TSVs are affected by the transitions on the aggressor TSVs. The Kth Aggressor Fault model (KAF) assumes that the aggressors of each victim TSV are the K-order neighbors. The test times are reduced as more victim TSVs are concurrently tested. The neighboring order K is technology dependent and it is determined such that the test times are minimal without loss in fault coverage. The proposed BIST has lower area than existing interconnect BIST solutions, while the configuration capabilities increase the area by up to 80%. However, due to relative high TSV pitch (10s μm), the area overheads are small.
Fichier non déposé

Dates et versions

hal-00651437 , version 1 (13-12-2011)

Identifiants

Citer

V. Pasca, Lorena Anghel, Mounir Benabdenbi. Configurable Thru-Silicon-Via interconnect Built-In Self-Test and diagnosis. IEEE Latin America Test Symposium Workshop (LATW'11), Mar 2011, Porto de Galinhas (PE), Brazil. pp.1-6, ⟨10.1109/LATW.2011.5985896⟩. ⟨hal-00651437⟩

Collections

UGA CNRS TIMA
110 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More