Temperature Gradient Alleviating Method for Arithmetic Units - Archive ouverte HAL Access content directly
Conference Papers Year : 2005

Temperature Gradient Alleviating Method for Arithmetic Units

R. Egawa
  • Function : Author
  • PersonId : 844644
M. Ito
  • Function : Author
  • PersonId : 844645
N. Hasegawa
  • Function : Author
  • PersonId : 844646
T. Nakamura
  • Function : Author
  • PersonId : 844647

Abstract

Recently, thermal-aware digital circuit design in advanced technologies is great challenges to realize high-speed and robust microprocessors. In this paper, we explore temperature gradient alleviating method for arithmetic units. Aiming at alleviating temperature gradients at logical circuit design level, we try to flatten out a power density by applying delay-balancing technique for equal-delay circuits. Our proposal is evaluated in fine grain thermal simulation. Simulation results show the strong dependency between placement and temperature gradients on arithmetic units.
Fichier principal
Vignette du fichier
therm05151.pdf (1.52 Mo) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

hal-00189468 , version 1 (21-11-2007)

Identifiers

  • HAL Id : hal-00189468 , version 1

Cite

R. Egawa, M. Ito, N. Hasegawa, T. Nakamura. Temperature Gradient Alleviating Method for Arithmetic Units. THERMINIC 2005, Sep 2005, Belgirate, Lago Maggiore, Italy. pp.151-156. ⟨hal-00189468⟩

Collections

THERMINIC
29 View
56 Download

Share

Gmail Facebook X LinkedIn More