An Infrastructure to Functionally Test Designs Generated by Compilers Targeting FPGAs - Archive ouverte HAL Access content directly
Conference Papers Year : 2005

An Infrastructure to Functionally Test Designs Generated by Compilers Targeting FPGAs

Abstract

This paper presents an infrastructure to test the functionality of the specific architectures output by a high-level compiler targeting dynamically reconfigurable hardware. It results in a suitable scheme to verify the architectures generated by the compiler, each time new optimization techniques are included or changes in the compiler are performed. We believe this kind of infrastructure is important to verify, by functional simulation, further research techniques, as far as compilation to Field-Programmable Gate Array (FPGA) platforms is concerned.
Fichier principal
Vignette du fichier
228810030.pdf (84.88 Ko) Télécharger le fichier
Origin : Files produced by the author(s)
Loading...

Dates and versions

hal-00181490 , version 1 (24-10-2007)

Identifiers

Cite

Rui Rodrigues, Joao M. P. Cardoso. An Infrastructure to Functionally Test Designs Generated by Compilers Targeting FPGAs. DATE'05, Mar 2005, Munich, Germany. pp.30-31. ⟨hal-00181490⟩

Collections

DATE
15 View
182 Download

Altmetric

Share

Gmail Facebook X LinkedIn More