Scaling Rules for MOS Analog Design Reuse - Archive ouverte HAL Access content directly
Conference Papers Year : 2006

Scaling Rules for MOS Analog Design Reuse


In this paper we propose a methodology for analog design reuse during technology scaling. This method is based on resizing rules resulting in the application of a MOS transistor model. The aims of this scaling are the conservation of the performances of the original circuit and the reduction of power consumption and area. This resizing methodology has been applied on different analog circuits. The original circuit has been designed in 0.8 μm AMS technology with a supply voltage of 5 V and then scaled in 0.35 μm AMS technology with a 3.3 V supply voltage. Finally, the methodology is validated by simulation results.
No file

Dates and versions

hal-00181379 , version 1 (23-10-2007)


  • HAL Id : hal-00181379 , version 1


Timothée Levi, N. Lewis, J. Tomas, P. Fouillat. Scaling Rules for MOS Analog Design Reuse. Mixed Design of Integrated Circuits and Systems MIXDES 2006, Jun 2006, Gdynia, Poland. pp.378-382. ⟨hal-00181379⟩
50 View
0 Download


Gmail Facebook X LinkedIn More