Communication Dans Un Congrès Année : 2005

Synchronization Processor Synthesis for Latency Insensitive Systems

Pierre Bomel
Eric Martin
  • Fonction : Auteur
  • PersonId : 831063

Résumé

In this paper we present our contribution in terms of synchronization processor for a SoC design methodology based on the theory of the latency insensitive systems (LIS) of Carloni et al. Our contribution consists in IP encapsulation into a new wrapper model which speed and area are optimized and synthetizability guarantied. The main benefit of our approach is to preserve the local IP performances when encapsulating them and reduce SoC silicon area.

Fichier principal
Vignette du fichier
228820896.pdf (73.58 Ko) Télécharger le fichier
Origine Fichiers produits par l'(les) auteur(s)
Licence
Loading...

Dates et versions

hal-00181231 , version 1 (23-10-2007)

Licence

Identifiants

Citer

Pierre Bomel, Eric Martin, Emmanuel Boutillon. Synchronization Processor Synthesis for Latency Insensitive Systems. DATE'05, Mar 2005, Munich, Germany. pp.896-897. ⟨hal-00181231⟩
207 Consultations
249 Téléchargements

Altmetric

Partager

  • More