Temporal logic verification using simulation - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2006

Temporal logic verification using simulation

Résumé

In this paper, we consider a novel approach to the temporal logic verification problem of continuous dynamical systems. Our methodology has the distinctive feature that enables the verification of the temporal properties of a continuous system by verifying only a finite number of its (simulated) trajectories. The proposed framework comprises two main ideas. First, we take advantage of the fact that in metric spaces we can quantify how close are two different states. Based on that, we define robust, multi-valued semantics for MTL (and LTL) formulas. These capture not only the usual Boolean satisfiability of the formula, but also topological information regarding the distance from unsatisfiability. Second, we use the recently developed notion of bisimulation functions to infer the behavior of a set of trajectories that lie in the neighborhood of the simulated one. If the latter set of trajectories is bounded by the tube of robustness, then we can infer that all the trajectories in the neighborhood of the simulated one satisfy the same temporal specification as the simulated trajectory. The interesting and promising feature of our approach is that the more robust the system is with respect to the temporal logic specification, the less is the number of simulations that are required in order to verify the system.

Dates et versions

hal-00171560 , version 1 (12-09-2007)

Identifiants

Citer

Georgios E. Fainekos, Antoine Girard, George J. Pappas. Temporal logic verification using simulation. Formal Modelling and Analysis of Timed Systems, FORMATS 2006, Sep 2006, Paris, France. pp.171-186, ⟨10.1007/11867340_1⟩. ⟨hal-00171560⟩
46 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More