Rapid prototyping for an optimized Mpeg-4 decoder implementation over a parallel heterogeneous architecture - Archive ouverte HAL
Communication Dans Un Congrès Année : 2003

Rapid prototyping for an optimized Mpeg-4 decoder implementation over a parallel heterogeneous architecture

Résumé

Sequential Mpeg-4 solutions actually developed for single processors try to integrate the most functionalities as possible in an unique software, and are generally oversized compared with the actual service requirement. Moreover, they can hardly be projected onto multiprocessors targets, because of an extra load of source code and calculations, also to a sub-optimal use of the architecture parallelism. This paper introduces a distributed Mpeg-4 application, where the system part is hosted by a standard PC, and the video decoder is supported by a multi-DSPs board. In particular, we present our AVSynDEx methodology allowing an incremental building, an easy update on the video decoder description, and a quasi-automatic implementation onto a multi-C6x platform. We also define a global scheduler managing the parallel execution of the video and system applications.
Fichier non déposé

Dates et versions

hal-00125123 , version 1 (18-01-2007)

Identifiants

  • HAL Id : hal-00125123 , version 1

Citer

Nicolas Ventroux, Jean François Nezan, Mickael Raulet, Olivier Déforges. Rapid prototyping for an optimized Mpeg-4 decoder implementation over a parallel heterogeneous architecture. Apr 2003, vol. 2, pp. 433-436. ⟨hal-00125123⟩
140 Consultations
0 Téléchargements

Partager

More