Memory Defect Tolerance Architectures for Nanotechnologies - Archive ouverte HAL Accéder directement au contenu
Article Dans Une Revue Journal of Electronic Testing: : Theory and Applications Année : 2005

Memory Defect Tolerance Architectures for Nanotechnologies

Résumé

Memory Built In Self Repair (BISR) is gaining importance since several years. Because defect densities are increasing in future submicron technologies, more advanced solutions may be required for memories to be produced in the upcoming nanometric CMOS process generations. Moreover, this problem will be exacerbated with nanotechnologies, where defect densities are predicted to reach levels of several orders of magnitude higher than in current CMOS technologies. For such defect densities, traditional memory repair is not adequate. This work presents several Built-In Self Repair techniques addressing memories affected by high defect densities as well as an evaluation of the area cost and yield. Statistical fault injection simulations were conducted and the obtained results show that BISR architectures can be used for future high defect technologies, providing close to 100% memory yield, by means of reasonable hardware cost. Thus, the extreme defect densities that many authors predict for nanotechnologies do not represent a show-stopper, at least as concerning memories.

Dates et versions

hal-00102825 , version 1 (02-10-2006)

Identifiants

Citer

M. Nicolaidis, Lorena Anghel, M.N. Achouri. Memory Defect Tolerance Architectures for Nanotechnologies. Journal of Electronic Testing: : Theory and Applications, 2005, Vol. 21, No. 4, August, pp.445 - 455. ⟨10.1007/s10836-005-0971-0⟩. ⟨hal-00102825⟩

Collections

UGA CNRS TIMA
83 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More