Partial and Dynamic reconfiguration of FPGAs: a top down design methodology for an automatic implementation - Archive ouverte HAL
Communication Dans Un Congrès Année : 2006

Partial and Dynamic reconfiguration of FPGAs: a top down design methodology for an automatic implementation

Résumé

Dynamic reconfiguration of FPGAs enables systems to adapt to changing demands. This paper concentrates on how to take into account specificities of partially reconfigurable components during the high level Adequation Algorithm Architecture process. We present a method which generates automatically the design for both partially and fixed parts of FPGAs. The runtime reconfiguration manager which monitors dynamic reconfigurations, uses prefetching technic to minimize reconfiguration latency of runtime reconfiguration. We demonstrate the benefits of this approach through the design of a dynamic reconfigurable MC-CDMA transmitter implemented on a Xilinx Virtex2.
Fichier principal
Vignette du fichier
raw-nouvel-final-verif-PID165606.pdf (144.44 Ko) Télécharger le fichier
Loading...

Dates et versions

hal-00083979 , version 1 (05-07-2006)

Identifiants

  • HAL Id : hal-00083979 , version 1

Citer

Florent Berthelot, Fabienne Nouvel, Dominique Houzet. Partial and Dynamic reconfiguration of FPGAs: a top down design methodology for an automatic implementation. 20th International Parallel and Distributed Processing Symposium (IPDPS 2006), Apr 2006, rhodes, Greece. pp.1-4. ⟨hal-00083979⟩
984 Consultations
336 Téléchargements

Partager

More