Formal verification of microprogrammed architectures
Résumé
The paper presents the application of formal verification techniques to a real microprocessor. The device is described and verified resorting to a functional model. A methodology which can be used in a wide number of cases is also presented.