Implementing asynchronous circuits on LUT based FPGAs - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2002

Implementing asynchronous circuits on LUT based FPGAs

Résumé

This paper describes a general methodology to rapidly prototype asynchronous circuits on LUT based FPGAs. The main objective is to offer designers the powerfulness of standard synchronous FPGAs to prototype their asynchronous circuits or mixed synchronous/asynchronous circuits. To avoid hazard in FPGAs, the appearance of hazard in configurable logic cells is analyzed. The developed technique is based on the use and the design of a Muller gate library. It is shown how the place and route tools automatically exploit this library. Finally, an asynchronous dual-rail adder is implemented automatically to demonstrate the potential of the methodology. Several FPGA families, like Xilinx X4000, Altera Flex, Xilinx Virtex and up to date Altera Apex are targeted.
Fichier non déposé

Dates et versions

hal-00009602 , version 1 (06-10-2005)

Identifiants

  • HAL Id : hal-00009602 , version 1

Citer

Quoc Thai-Ho, Jean-Baptiste Rigaud, Laurent Fesquet, Marc Renaudin, R. Rolland. Implementing asynchronous circuits on LUT based FPGAs. Field-Programmable-Logic-and-Applications.-Reconfigurable-Computing-Is-Going-Mainstream.-12th-International-Conference,-FPL-2002.-Proceedings-Lecture-Notes-in-Computer-Science-Vol.2438., 2002, Montpellier, France. pp.36-46. ⟨hal-00009602⟩

Collections

UGA CNRS TIMA
211 Consultations
0 Téléchargements

Partager

Gmail Facebook X LinkedIn More