Soft timing closure for soft programmable logic cores: The ARGen approach - Archive ouverte HAL Access content directly
Conference Papers Year : 2017

Soft timing closure for soft programmable logic cores: The ARGen approach

Abstract

Reconfigurable cores support post-release updates which shortens time-to-market while extending circuits’ lifespan. Reconfigurable cores can be provided as hard cores (ASIC) or soft cores (RTL). Soft reconfigurable cores outperform hard reconfigurable cores by preserving the ASIC synthesis flow, at the cost of lowering scalability but also exacerbating timing closure issues. This article tackles these two issues and introduces the ARGen generator that produces scalable soft reconfigurable cores. The architectural template relies on injecting flip-flops into the interconnect, to favor easy and accurate timing estimation. The cores are compliant with the academic standard for place and route environment, making ARGen a one stop shopping point for whoever needs exploitable soft reconfigurable cores.

Keywords

Fichier principal
Vignette du fichier
paper_6-4.pdf (535.53 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-01475251 , version 1 (23-02-2017)

Identifiers

  • HAL Id : hal-01475251 , version 1

Cite

Théotime Bollengier, Loïc Lagadec, Mohamad Najem, Jean-Christophe Le Lann, Pierre Guilloux. Soft timing closure for soft programmable logic cores: The ARGen approach . ARC 2017 - 13th International Symposium on Applied Reconfigurable Computing, Delft University of Technology Apr 2017, Delft, Netherlands. ⟨hal-01475251⟩
760 View
297 Download

Share

Gmail Facebook X LinkedIn More