Energy efficiency, fault tolerance, and emerging on-chip interconnects for manycore architectures
Cédric Killian

To cite this version:

HAL Id: tel-03949792
https://hal.science/tel-03949792
Submitted on 20 Jan 2023

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Energy efficiency, fault tolerance, and emerging on-chip interconnects for manycore architectures

Cédric KILLIAN

Université de Rennes 1
Spécialité Informatique
prepared in Taran Team, Inria, IRISA, Lannion
June 13, 2022

Reviewers:
- Prof. Alberto Bosio - Ecole Centrale de Lyon
- Prof. Gabriella Nicolescu - Polytechnique Montreal
- Prof. Fréderic Petrot - Institut Polytechnique de Grenoble

Examinators:
- Prof. Daniel Chillet - University of Rennes 1
- Research Director Gilles Sassatelli - CNRS, LIRMM
- Prof. Olivier Sentieys - University of Rennes 1
# Contents

<table>
<thead>
<tr>
<th>List of Acronyms</th>
<th>iii</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>1 Introduction</strong></td>
<td>1</td>
</tr>
<tr>
<td>1 Works overview</td>
<td>1</td>
</tr>
<tr>
<td>1.1 Context of the research</td>
<td>1</td>
</tr>
<tr>
<td>1.2 Research focus and document organization</td>
<td>2</td>
</tr>
<tr>
<td>2 Summary of research and teaching activities</td>
<td>7</td>
</tr>
<tr>
<td>2.1 Curriculum Vitae</td>
<td>7</td>
</tr>
<tr>
<td>2.2 Scientific supervisions</td>
<td>7</td>
</tr>
<tr>
<td>2.3 Research projects</td>
<td>10</td>
</tr>
<tr>
<td>2.4 Services</td>
<td>11</td>
</tr>
<tr>
<td>2.5 Teaching activities</td>
<td>13</td>
</tr>
<tr>
<td>2.6 Publications</td>
<td>15</td>
</tr>
</tbody>
</table>

| 2 Improving energy-efficiency of nanophotonic on-chip interconnects | 21 |
| 1 Introduction | 21 |
| 2 Energy-Performance trade-offs in reconfigurable ONoC | 23 |
| 2.1 Reconfigurable ONoC for 3D Manycore architectures | 23 |
| 2.2 Related works | 23 |
| 2.3 Energy-Performance tradeoffs | 24 |
| 2.4 Framework for energy-performance exploration | 26 |
| 2.5 Results | 28 |
| 2.6 Conclusion and perspectives | 31 |
| 2.7 Research dissemination | 31 |

| 3 Distance Aware Approximate Nanophotonic Interconnect | 32 |
| 3.1 Context of the work | 32 |
| 3.2 Proposed data and distance aware optical link | 32 |
| 3.3 Data approximation scheme | 34 |
| 3.4 Results | 37 |
| 3.5 Conclusion and perspectives | 45 |
| 3.6 Research dissemination | 47 |

| 3 Fault- and Error-tolerant architectures | 49 |
| 1 Introduction | 49 |
| 2 Minimizing the impact of permanent errors in NoC | 50 |
| 2.1 Context of the work | 50 |
| 2.2 Related work | 51 |
| 2.3 Shuffling bit to minimize errors for error resilient applications | 52 |
| 2.4 Evaluation of the method | 57 |
| 2.5 Conclusion and perspectives | 62 |
2.6 Research dissemination .............................................. 63
3 Timing errors in Dynamic Voltage and Frequency Scaling architectures .................. 64
  3.1 Tolerating error for energy improvement in Near Threshold Computing ........ 64
  3.2 Timing error detections for adaptive over-/under-clocking ......................... 70
  3.3 Conclusions and perspectives ........................................ 77
  3.4 Research dissemination .............................................. 77

4 Research perspectives .................................................. 79
  1 Research perspectives ................................................. 79
    1.1 Fast design space exploration of multi-technologies NoC for manycore architectures ........................................ 80
    1.2 Cache coherence protocols for emerging on-chip interconnects .................. 81
    1.3 Fault tolerant accelerator for AI .................................... 81
    1.4 Arithmetic logic circuit in 2D semiconductors for approximate computation 82

Bibliography ................................................................. 83
<table>
<thead>
<tr>
<th>Acronym</th>
<th>Definition</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>BER</td>
<td>Bit Error Rate</td>
<td>3</td>
</tr>
<tr>
<td>BiSuT</td>
<td>Bit Shuffling method</td>
<td>52</td>
</tr>
<tr>
<td>BIST</td>
<td>Built-In Self-Test</td>
<td>53</td>
</tr>
<tr>
<td>BSL</td>
<td>Bit Stream Length</td>
<td>33</td>
</tr>
<tr>
<td>CNN</td>
<td>Convolutional Neural Network</td>
<td>57</td>
</tr>
<tr>
<td>DAG</td>
<td>Directed Acyclic Graph</td>
<td>24</td>
</tr>
<tr>
<td>ECC</td>
<td>Error Correcting Code</td>
<td>4</td>
</tr>
<tr>
<td>FET</td>
<td>field-effect transistor</td>
<td>82</td>
</tr>
<tr>
<td>FP</td>
<td>Floating-Point</td>
<td>34</td>
</tr>
<tr>
<td>HLS</td>
<td>High Level Synthesis</td>
<td>58</td>
</tr>
<tr>
<td>IP</td>
<td>Intellectual Property</td>
<td>51</td>
</tr>
<tr>
<td>LSB</td>
<td>Least Significant Bit</td>
<td>33</td>
</tr>
<tr>
<td>LSS</td>
<td>Least Significant Sub-flit</td>
<td>56</td>
</tr>
<tr>
<td>DNN</td>
<td>Deep Neural Network</td>
<td>81</td>
</tr>
<tr>
<td>DVFS</td>
<td>Dynamic voltage and Frequency Scaling</td>
<td>4</td>
</tr>
<tr>
<td>MHE</td>
<td>Multiple Hard Error</td>
<td>50</td>
</tr>
<tr>
<td>MMI</td>
<td>MultiMode Interference</td>
<td>32</td>
</tr>
<tr>
<td>MR</td>
<td>Micro Ring Resonator</td>
<td>23</td>
</tr>
<tr>
<td>MSB</td>
<td>Most Significant Bit</td>
<td>35</td>
</tr>
<tr>
<td>MSE</td>
<td>Mean Square Error</td>
<td>40</td>
</tr>
<tr>
<td>MSS</td>
<td>Most Significant Sub-flit</td>
<td>56</td>
</tr>
<tr>
<td>MWMR</td>
<td>Multi Writers Multi Readers</td>
<td>21</td>
</tr>
<tr>
<td>NI</td>
<td>Network Interface</td>
<td>56</td>
</tr>
<tr>
<td>NoC</td>
<td>Network-on-Chips</td>
<td>1</td>
</tr>
<tr>
<td>OOK</td>
<td>On Off Keying</td>
<td>23</td>
</tr>
<tr>
<td>Abbreviation</td>
<td>Definition</td>
<td>Page</td>
</tr>
<tr>
<td>--------------</td>
<td>-------------------------------------------------</td>
<td>------</td>
</tr>
<tr>
<td>ONI</td>
<td>Optical Network Interface</td>
<td>4</td>
</tr>
<tr>
<td>ONoC</td>
<td>Optical Network-on-Chip</td>
<td>2</td>
</tr>
<tr>
<td>ORA</td>
<td>Output Response Analyzer</td>
<td>53</td>
</tr>
<tr>
<td>QoR</td>
<td>Quality of Result</td>
<td>32</td>
</tr>
<tr>
<td>R-BiSuT</td>
<td>Region-based Bit-Shuffling Technique</td>
<td>62</td>
</tr>
<tr>
<td>SEU</td>
<td>Single Event Upset</td>
<td>5</td>
</tr>
<tr>
<td>SHE</td>
<td>Single Hard Error</td>
<td>50</td>
</tr>
<tr>
<td>SF</td>
<td>Sub-Flit</td>
<td>53</td>
</tr>
<tr>
<td>SoC</td>
<td>System on Chip</td>
<td>50</td>
</tr>
<tr>
<td>SNR</td>
<td>Signal to Noise Ratio</td>
<td>24</td>
</tr>
<tr>
<td>SWMR</td>
<td>Single Writer Multiple Reader</td>
<td>32</td>
</tr>
<tr>
<td>TMR</td>
<td>Triple Modular Redundancy</td>
<td>51</td>
</tr>
<tr>
<td>TPG</td>
<td>Test Pattern Generator</td>
<td>53</td>
</tr>
<tr>
<td>TSV</td>
<td>Through Silicon Vias</td>
<td>23</td>
</tr>
<tr>
<td>VC</td>
<td>Virtual Channel</td>
<td>62</td>
</tr>
<tr>
<td>WDM</td>
<td>Wavelength Division Multiplexing</td>
<td>23</td>
</tr>
</tbody>
</table>
1 Works overview

1.1 Context of the research

Since few years, we are witnessing the emergence of manycore architectures, namely to the implementation of massive parallelism on a single chip. Associated with the shrinking size of the transistors, announced reaching a 3nm technology in 2022 by TSMC, these manycore architectures should provide the integration of thousands of heterogeneous cores allowing huge parallel computation capabilities suitable for High Performance Computing (HPC) [Flich et al. 2017]. These parallelism capabilities obviously generate an enormous amount of data exchanges making the on-chip communication medium a key element of the overall system performance of the system. In the last decade, Electrical Network-on-Chips (NoC) have emerged as an efficient solution for multicore architectures, in the range of tens of cores on a-chip, to circumvent the parallelism limitations of traditional buses. Nevertheless, as the manycore era progresses, electrical NoCs suffer from scalability in terms of latency and energy due to a huge increase on the number of hops between cores [Karkar et al. 2016, Wolf et al. 2008], hence emerging technologies are called to supplement this traditional interconnect.

Recent advances in integration technologies have allowed the advent of silicon photonics [Atabaki et al. 2018] given rise to new on-chip interconnection media Optical-NoC (ONoC) [Le Beux et al. 2014, Wang et al. 2015]. Indeed, nanophotonic interconnects are a promising
solution to overcome bandwidth and latency issues, as optical signals propagate near speed-of-light in waveguides. However, their implementations remain challenging due to the low efficiency of the lasers, which are key devices in such interconnects.

Meanwhile, technology scaling and transistor density increase enabled voltage reduction. As a result, the intrinsic failure rate of electronics is increased [Srinivasan et al. 2004] while the transistor size reaches 10nm and below [Bohr 2018]. In this nanometer technology era, cores and NoCs became more sensitive to faults. This may affect their functionality, which can be crucial for application like autonomous vehicles.

In addition to the advances in on-chip interconnects and technology scaling, new computing paradigms emerged giving new opportunities to improve the energy efficiency of manycores. For instance, approximate computing allows to rely on precision reduction of the data representations, which lowers design constraints and improves performances at the cost of Quality of Result (QoR) degradation measured with output quality metrics [Mittal 2016, Xu et al. 2016]. These new paradigms require to rethink the whole computing stack of computing architectures, from device to software levels.

1.2 Research focus and document organization

Building the next generation of computing architectures requires to cover different levels of abstraction, from the system level to the circuit level, and by considering emerging technologies. My research activities are cross-disciplinary and include computer engineering, software engineering, and circuit design. I developed an expertise in on-chip interconnects based on emerging technologies such as silicon photonics as well as on fault tolerance and hardware accelerators. They are organized around two major topics: i) energy efficient on-chip interconnect networks and ii) fault tolerant architectures, and are introduced in the following sections.

1.2.1 Improving energy-efficiency of nanophotonic on-chip interconnects

Silicon photonics is an emerging technology considered as one of the key solutions for future generation of on-chip interconnects. It is based on the use of lasers and photodetectors for the conversion between electrical and optical domains, and on waveguides to carry the optical signals. It exhibits low latency, high bandwidth, and scalability capacities to answer large scale manycore architecture needs. However as a maturing technology numerous challenges have to be tackled before large adoption in future computing architectures. Besides the technological improvements, the main challenges to build an Optical Network-on-Chip (ONoC) to interconnect heterogeneous cores are i) interconnect topologies and layouts, ii) channel allocations in shared optical links, and iii) energy-efficiency.

Exploring design space and channel allocations: To address topology and allocation problems, we proposed an off-line optimization methodology allowing to explore design space, such as the number of wavelengths, the number of waveguides, and the number of laser power levels. The methodology also improves communication bandwidth allocation by providing trade-offs between execution time and communication energy costs. Our method is proposed
as a framework considering technological and architectural parameters, as well as Bit Error Rate (BER) application needs. For a given application, described as a task graph, our framework provides a set of optimized channel allocation solutions. Each solution provides a trade-off between energy and execution time. These solutions appear as a Pareto front, with two extreme bounds: a low-power solution, which tends to minimize the number of used wavelengths to reduce the crosstalk power penalty, and a high-performance solution, for which multiple wavelengths are allocated to shorten the communication time. As an example, for a 63-task application, the relative variation in the execution time and energy is 71% and 44% respectively. Solutions showing good energy-performance trade-offs are also found. Compared to baseline solutions for which laser power is fixed, our method leads to 74% energy reduction on average. The method also allows for the exploration of ONoC design parameters such as the number of wavelengths, waveguides, and laser power levels.

This work is detailed in Chapter 2 Section 2, and related work disseminations are: [IC1], [IC4], [IJ3], [IC7], [IC9], [IC12], [IC14], [NC5], [NC7], [IT4], [IT6], [IT8], [IT9]. IJ, IC, NC, and IT stand for International Journals, International Conferences, National Conferences and Invited Talks, respectively. My list of publications is located in my Curriculum Vitae in Chapter 1 Section 2.6.

**Distance aware approximate nanophotonic interconnect:** Regarding improvements on energy efficiency, we proposed to benefit from the approximate computing paradigm to reduce the power laser constraints, which are the most energy consuming component in an ONoC. Approximate computing considers error resilient applications and trades energy consumption with output quality degradation. We propose a distance aware approximate nanophotonic interconnect to improve power consumption of on-chip communications. Our proposal classifies the communications by the distance between the source and destination and its data type for approximate communication. For this latter, we propose to combine the use of approximation and truncation of data. Approximation allows to lower the laser power level, hence to save energy, by targeting a given quality of transmission, accordingly with the application output error tolerance; while truncation is the most efficient way to save power as bits are not sent, hence some lasers are kept off, but at the cost of more errors at the application level. Regarding distances of communication, only two cases are considered: short and long-distance ranges. Based on this classification, laser power levels are adapted according to the application’s error tolerance. The proposed solution is a straightforward method to enhance the power efficiency of ONoC, as it only requires three power levels at each source. Our contribution is validated through simulation with SNIPER manycore simulator, which carried out Approx-bench benchmark applications running on shared-memory architectures. The result of evaluation for the proposal shows drastic laser power reduction of 53% for Streamcluster application at the cost of less than 8% of errors. Finally, we show that our solution is scalable and outperform state of the art solution as follows: 10% reduction in the total energy consumption, 35x reduction in the laser driver size and 10x reduction in the laser controller size.

This work is detailed in Chapter 2 Section 3, and related work disseminations are: [IJ1], [IC5], [IT1], [IT2], [IT3].
Chapter 1. Introduction

Other contributions: Other works on emerging on-chip interconnects have been done. However, for the sake of conciseness, they are not discussed but summarized in what follows.

- The use of Error Correcting Code (ECC) has been explored to enhance the energy efficiency of silicon photonics links [IC8]. We show that using simple Hamming coder and decoder permits to reduce the laser power by nearly 50% with a negligible hardware overhead. We also proposed an Optical Network Interface (ONI) allowing to turn on or off the use of the ECC. Indeed, using ECC reduces the effective bandwidth, hence the ONI can select to save power or to reduce transmission time regarding the application needs.

- Phase Change Material (PCM) has been explored in [IC1] to configure optical paths between writers and readers. It allows to bypass unused readers, thus reducing losses and calibration requirements needed by micro rings. We evaluate the efficiency of the proposed PCM-based interconnects using system level simulations carried out with a manycore simulator. Configurability property of PCM allows to partition the architecture for parallel execution of applications which leads to reduction in execution time compared with sequential execution of applications on all 16 clusters. Results show that up to 52% static power reduction of the interconnect and 42% execution time reduction can be reached.

- Wireless Network-on-Chip (WiNoC) is a promising solution to overcome multi-hop latency and high power consumption of modern many/multi core System-on-Chip (SoC). It is intrinsically broadcast efficient due to the use of antenna to communicate. In [IC6], we proposed a low-power, high-speed, multi-carrier reconfigurable transceiver based on Frequency Division Multiplexing (FDM) to ensure data transfer in future Wireless NoCs. The proposed transceiver supports a medium access control method to sustain unicast, broadcast and multicast communication patterns, providing dynamic data exchange among wireless nodes. Designed using a 28-nm FDSOI technology, the transceiver only consumes 2.37 mW and 4.82 mW in unicast/broadcast and multicast modes, respectively, with an area footprint of 0.0138 mm.

1.2.2 Fault- and Error-tolerant architectures

Approaching the limit of CMOS scaling makes devices becomes increasingly unlikely to be fully functional due to various sources of faults [Srinivasan et al. 2004], especially in harsh environment such as in space [Sec 2016]. This sensitivity is further increased with Dynamic voltage and Frequency Scaling (DVFS) that became the prominent way to reduce the energy consumption in digital systems. Indeed, effect of scaling coupled with variability issues make highly pipelined systems more vulnerable to timing errors [Stott et al. 2013]. This call to provide fault tolerant techniques to enhance robustness or to limit fault impacts on error resilient applications, e.g. neural networks or approximate computing [Torres-Huitzil & Girau 2017]. Besides this technology scaling, approximate computing bring the possibility to mitigate fault instead of correcting them, offering new opportunities to make circuits more reliable. The main challenges addressed in my research works are i) fault tolerant on-chip interconnect and ii) timing error detection for Dynamic voltage and Frequency Scaling (DVFS) architectures.
Fault tolerant NoC: Despite emerging technologies are explored to provide new on-chip interconnects, electrical NoCs are still good candidates for medium sized architectures. As backbone of multi- and many-cores, fault tolerance is a critical issue for NoCs where faults may lead to system failure. Existing fault tolerant approaches cannot efficiently deal with several permanent faults. To address these limitations, we proposed a mitigation technique to reduce the fault impact on data errors. This is achieved by a bit reorganization (called bit shuffling) within flits crossing a faulty router. This method is suitable for error-tolerant applications as it ensures the protection of Most Significant Bits (MSBs), by transferring the impact of the permanent faults to the Least Significant Bits (LSBs), keeping the MSBs fault-free. We evaluate the efficiency of the technique both at system level with several error resilient applications and at hardware level with synthesis on 28nm FDSOI technology.

This work is detailed in Chapter 3 Section 2, and related work disseminations are: [IJ2], [IC2], [IC3], [NC1], [NC2].

These works are in continuity with those of my PhD thesis entitled "Reliable reconfigurable Network-on-Chips". During my thesis, I proposed techniques to protect data packets from Single Event Upset (SEU), commonly called bit-flips, due to a particle strike, and to determine the location of the fault and whether a fault is temporary or permanent. The technique relies on the use of a Hamming ECC with decoders located in each input and output port of routers. Hence, a data packet is controlled when crossing a bus or a router allowing to disconnect only the faulty hardware path instead of a whole router in case of a permanent fault. For this latter, the use of handshaking and packet-retransmissions between routers, along with an error detection event table, allow to determine a permanent fault when consecutive same errors are detected and reach a threshold. I also proposed during my thesis a technique to detect and locate faulty routing logic for adaptive routing algorithm. It is based on controlling the routing decision of the previous crossed router. This control is done with a specific header that includes the addresses of the two previous routers crossed, and with specific diagonal flag connections to control if a routing bypass is normal or an error. The works published during my thesis are: [IJ4], [IJ5], [IJ6], [IC15], [IC16], [IC17], [IC18], [IC19], [IC20], [IC22], [IC23], [IC24].

Timing errors in DVFS architectures: Voltage scaling is used as a prominent technique to improve energy efficiency in digital systems since scaling down supply voltage effects in quadratic reduction in energy consumption of the system. Reducing supply voltage induces timing errors in the system that are corrected through additional error detection and correction circuits. This limit the adoption of Near Threshold Computing, where any process or temperature variation will lead to timing error, or to aggressive overclocking to improve the computing performance of an architecture. We addressed this problem by exploring two approaches. The first is to use voltage over-scaling for approximate operators targeting applications that can tolerate errors. We characterized the basic arithmetic operators using different operating triads (combination of supply voltage, body-biasing scheme and clock frequency) to evaluate the energy efficiency achievable. Moreover, this method allowed us to construct models for approximate operators. Error-resilient applications can be mapped with the generated approximate operator models.
to achieve optimum trade-off between energy efficiency and error margin. On the other hand, we proposed a technique to determine the amount of timing errors or the slack available to automatically over- or under-clock the system. Based on the dynamic speculation technique, best possible operating triad is chosen at runtime based on the user definable error tolerance margin of the application. In our experiments in 28nm FDSOI, we achieved maximum energy efficiency of 89% for basic operators like 8-bit and 16-bit adders at the cost of 20% Bit Error Rate (ratio of faulty bits over total bits) by operating them in near-threshold regime.

This work is detailed in Chapter 3 Section 3, and related publications are: [IC10], [IC11].

1.2.3 Document organization

This document is built on three main chapters. Chapter 1, introduces the general context and presents a synthesis of my research works, along with my Curriculum Vitae. Chapter 2 is dedicated to my research activities on improving the energy efficiency of on-chip interconnects based on silicon photonics. Chapter 3 presents my works regarding fault- and error-tolerant architectures. Finally, Chapter 4 concludes this manuscript with perspectives.
2. Summary of research and teaching activities

2.1 Curriculum Vitae

2.1.1 Academic qualifications

2012  **PhD, in Electronic System**  
University of Lorraine, LICM Laboratory, France  
"Reliable reconfigurable Network-on-Chips"  
Supervised by Dr. Tanougast and Prof. Monteiro

2009  **Master, in Radio-communication and Embedded Systems**  
University of Metz, France  
Valedictorian

2007  **Bachelor of Sciences in Electronic, Electrical Engineering, Automatic**  
University of Nancy, France

2006  **Advanced technician’s certificate in electronic systems (‘BTS in french’)**  
Condorcet High School, Schoeneck, France  
Academy valedictorian, congratulations of the jury

2.1.2 Academic positions held

Since 2013  **Tenured associate professor**  
University of Rennes 1, IUT Lannion  
Taran project-team (formerly Cairn), IRISA, Inria

2018-2019  **Research scientist**  
Inria  
Competitive program

2012-2013  **Research Fellow**  
LCOMS Laboratory, University of Lorraine

**BsC Teacher**  
Computer science department, University of Lorraine

2009-2012  **PhD student**  
LICM Laboratory, University of Lorraine

2.2 Scientific supervisions

2.2.1 Current PhD students

- **Ibrahim Krayem** - started October 2020
  - Title: Analytical modeling of Network-on-Chip based emerging technologies for fast manycore explorations
  - Co-supervised at 70% with Prof. D. Chillet

- **Jaechul Lee** - started December 2018
– Title: Approximate computing techniques to improve energy efficiency in Optical Networks-on-Chips
– Co-supervised at 50% with Prof. D. Chillet

2.2.2 Former PhD students

• **Romain Mercier** - Started October 2018 - December 2021
  – Title: Fault-tolerant networks-on-chip for deep learning algorithms
  – Co-supervised at 40% with Prof. D. Chillet and Dr. A. Kritikakou
  – Current position: postdoctoral researcher, Inria, Lannion, France

• **Van-Dung Pham** - Started December 2014, defended December 2018
  – Title: Design space exploration in the context of 3D integration of multiprocessors interconnected by Optical Network-on-Chip
  – Co-supervised at 30% with Prof. O. Sentieys, Prof. D. Chillet and Dr. S. Le Beux
  – Current position: research engineer at Xlim, Limoges, France

• **Jiating Luo** - Started November 2014, defended July 2018 (incl. maternity leave)
  – Title: Energy-performance trade-offs in Optical Network-on-Chips
  – Co-supervised at 50% with Prof. D. Chillet
  – Current position: research engineer at Huawei, China

• **Rengarajan Ragavan** - Started November 2013, defended September 2017
  – Title: Error Handling and Energy Estimation Framework For Error Resilient Near-Threshold Computing
  – Co-supervised at 70% with Prof. O. Sentieys
  – Current position: research engineer at Qualcomm, India

2.2.3 Post Doctoral Researcher supervisions

• **Abhijit Das** - December 2021 to November 2023
  – Subject: Cache coherent protocol based on emerging technologies
  – Co-supervised at 70% with Prof. O. Sentieys

• **Romain Mercier** - January 2022 to January 2023
2. Summary of research and teaching activities

- Subject: Improving fault tolerance in ONoCs
- Co-supervised at 70% with Prof. D. Chillet

- **Yash Aggrawal** - January to December 2021
  - Subject: Exploration of graphene interconnects for network-on-chips
  - Supervised at 100%
  - Currently assistant professor in Dhirubhai Ambani institute of information and communication technology, India

- **Joel Ortiz** - June 2020 to December 2021
  - Subject: Efficient routing algorithm for multicast in a hybrid electric-wireless NoC
  - Co-supervised at 80% with Prof. O. Sentieys
  - Currently research engineer at Tekalis, Lannion, France

- **Ashraf El Antably** - May 2016 to September 2017
  - Subject: Large scale simulation of multiprocessor system on chip with nanophotonic interconnects
  - Co-supervised at 35% with Prof. O. Sentieys, Prof. D. Chillet
  - Currently research engineer in cybersecurity at Ausy, Toulouse, France

- **Martha Sepulveda** - November 2014 to October 2015
  - Subject: Simulation platform for a multiprocessor system on chip with nanophotonic interconnects
  - Co-supervised at 35% with Prof. O. Sentieys, Prof. D. Chillet and Dr. Le Beux
  - Currently associate professor at TUM, Munich, Germany

2.2.4 Internship supervision

- **Vincent Templier** - June to August 2019
  - Subject: Coding of Python framework for exploration of manycore architectures based ONoC
  - Supervised at 100%

- **Kushagra Aggarwal** - August to December 2018
– Subject: Multi-levels driver for on-chip laser
– Co-supervised at 60% with O. Sentieys

- **Jiating Luo** - May to September 2014
  – Subject: Design of a wavelength allocation controller for optical NoC.
  – Co-supervised at 50% with D. Chillet

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>PhD Students</td>
<td>I. Krayem</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
</tr>
<tr>
<td></td>
<td>J. Lee</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
</tr>
<tr>
<td></td>
<td>R. Mercier</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
</tr>
<tr>
<td></td>
<td>V. D. Pham</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
</tr>
<tr>
<td></td>
<td>J. Luo</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
</tr>
<tr>
<td></td>
<td>R. Ragavan</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
</tr>
<tr>
<td>Postdoctoral</td>
<td>R. Mercier</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
</tr>
<tr>
<td>Researchers</td>
<td>A. Das</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
</tr>
<tr>
<td></td>
<td>Y. Aggrawal</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
</tr>
<tr>
<td></td>
<td>A. El Antably</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
</tr>
<tr>
<td></td>
<td>M. Sepulveda</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
</tr>
<tr>
<td>Internships</td>
<td>V. Templier</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
</tr>
<tr>
<td></td>
<td>K. Aggarwal</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
</tr>
<tr>
<td></td>
<td>J. Luo</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
</tr>
</tbody>
</table>

Table 1.1: Overview of supervisions

### 2.3 Research projects

#### 2.3.1 Project coordinator (PC)

- **French National Research Agency (ANR) young researcher grant "SHNoC", 2018-2023**
  – Funding: 235k€ (including 3 years of PhD student and 2 years PostDoc)
  – Objectives: To propose i) methods to efficiently associate electrical, optical and wireless NoCs, ii) algorithms to guarantee the quality of service (energy and performance e.g. latency, bandwidth) by routing data packets on the appropriate NoC, and iii) to propose fault tolerance techniques for optical and wireless interfaces

- **Scientific challenge grant** University of Rennes 1, 2019
  – Funding: 4k€
  – Objectives: Coding of a python framework for architectural exploration of ONoC
• **Scientific challenge** University of Rennes 1, 2016
  – Funding: 8k€
  – Objectives: hardware design of a 10Gbps electrical-to-optical conversion interface for laser-on-chip communications

2.3.2 **Principal Investigator (PI) in National research projects**

• **ANR PRC "Rakes"** 2019-2023 - As PI for my laboratory
  – Total funding: 690k€, amount received: 204k€
  – Consortium: TIMA (PC), IRISA/Inria, Lab-STICC
  – Objectives: Accelerate parallel programming with broadcast communications based on a hybrid wireless/wireless network on chip

• **ANR PRCE "Opticall2"** 2018-2022 - As PI for my laboratory
  – Total funding: 735k€, amount received: 192k€
  – Consortium: INL (PC), IRISA/Inria, C2N, CEA-LETI, Kalray
  – Objectives: Design optical communication links that allow communication in many-cores at wavelengths of about 1.3μm effective for broadcast

• **Labex CominLabs 3D Optical Manycore** 2014-2018 - As co-PI for my laboratory
  – Total funding: 607k€, amount received: 150k€
  – Consortium: FOTON (PC), Inria, INL
  – Objectives: study and proposal of interconnection solution in photonics on silicon for the computing cores in a 3D manycore architecture

2.4 **Services**

2.4.1 **Reviewing activities**

**International journals**

• ACM Transactions on Embedded Computing Systems (**ACM TECS**) 2021
• IEEE Trans. on Computer-Aided Design of Int. Circuits and Syst. (**IEEE TCAD**) 2020
• ACM Journal on Emerging Tech. in Computing Systems (**ACM JETC**) 2017, 2020
• Nano Communication Networks (**NanoCom**) 2020
• IEEE Transactions on Very Large-Scale Integration (**IEEE TVLSI**) 2016, 2017, 2019
• IEEE Transactions on Multi-Scale Computing Systems (**IEEE TMSCS**) 2017
• IEEE Embedded System Letter (**IEEE ESL**) 2014
• Electronics and Telecommunications Research Institute (ETRI) 2016
• Springer Journal of Design Automation for Embedded Systems (DAES) 2018
• SAGE International Journal of Distributed Sensor Networks (IJDSN) 2018

International conferences
• International Symposium on Networks-on-Chip (NOCS) 2020, 2021
• Design, Automation & Test in Europe Conference & Exhibition (DATE) ’17, ’18, ’19
• Conference on Field Programmable Logic and Applications (FPL) 2016, 2018
• Conference on Design & Architectures for Signal & Image Processing (DASIP) 2016
• International Symposium on Computer Architecture (ISCA) 2016
• International Conference on New Circuits and Systems (NEWCAS) 2016, 2017
• ACM Symposium on Integrated Circuits and System Design (SBCCI) 2016

PhD Thesis
• Rashmit Patel - September 2021
  – Dhirubhai Ambani institute of information and communication technology, India
  – Title: Design and Simulation of Single Electron Transistor Based High-Performance Computing System at Room Temperature

Annual PhD reviewer - Defense to continue the PhD
• 4 PhD thesis in Foton, Lannion, France (2020-2023)
• 1 PhD thesis in CEA-LIST, Saclay, France (2019-2022)

2.4.2 International conference program committees
• International Symposium on Networks-on-Chips (NOCS) 2021, Virtual conference, Technical Program Committee (TPC)
• International Symposium on Applied Reconfigurable Computing (ARC) 2021, Virtual conference, local arrangement
• NOCS 2020, Virtual conference, TPC
• International Conference on Embedded Systems in Telecommunications and Instrumentation (ICESTI) 2019, Annaba, Algeria, TPC
• International Conference on Design of Circuits and Integrated Systems (DCIS) 2018, Lyon, France, TPC
• ICESTI 2016, Annaba, Algerie, TPC
2. Summary of research and teaching activities

2.4.3 Other services

- Organization of the thematic day "Emerging Interconnect Technologies in ManyCore architectures" of the GDR SoC2. Paris, 27 November 2017, Website

- Elected member of the Research Commission of the IUT of Lannion, 2013-2025

2.5 Teaching activities

2.5.1 Taught courses

My teaching activities at IUT of Lannion since 2013 are summarized in Table 1.2. The teaching activities are based on class teaching, composed of lectures (L), tutorials (T), laboratory sessions (S), and on para-pedagogical activities. This latter includes project/internship monitoring (P/I), and administrative responsibilities related to teaching (A). I am responsible of the second year of the DUT degree of Physical Measurement since 2015, except for the 2019-2020 period as I was on Inria mobility.

<table>
<thead>
<tr>
<th>Academic year</th>
<th>Teaching hours</th>
<th>Para-pedagogical hours</th>
<th>Total number of equivalent hours</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>L</td>
<td>T</td>
<td>S</td>
</tr>
<tr>
<td>2013-2014</td>
<td></td>
<td>10</td>
<td>94</td>
</tr>
<tr>
<td>2014-20151</td>
<td></td>
<td>9</td>
<td>28</td>
</tr>
<tr>
<td>2015-2016</td>
<td></td>
<td>21</td>
<td>53</td>
</tr>
<tr>
<td>2016-2017</td>
<td></td>
<td>21</td>
<td>53</td>
</tr>
<tr>
<td>2017-2018</td>
<td></td>
<td>21</td>
<td>36</td>
</tr>
<tr>
<td>2018-2019</td>
<td></td>
<td>21</td>
<td>36</td>
</tr>
<tr>
<td>2019-20202</td>
<td></td>
<td>25</td>
<td>36</td>
</tr>
<tr>
<td>2020-20212</td>
<td></td>
<td>27</td>
<td>48</td>
</tr>
<tr>
<td>2021-2022</td>
<td></td>
<td>36</td>
<td>46</td>
</tr>
</tbody>
</table>

1 46H of teaching reduction for first year in the University has been applied on my second’s year.
2 96H of teaching reduction for Inria mobility.

Table 1.2: Summary of the teaching activities.

Table 1.3 provides details on taught courses. I am currently responsible for 4 training modules for which I am in charge of the creation of the contents and evaluations, the organization and the articulation of the sessions, as well as the training of temporary employees such as PhD students or engineers from the laboratory.

2.5.2 Responsibilities

I am involved at different levels of responsibility in the IUT of Lannion. Both administrative and teaching responsibilities are summarized in Table 1.4.
### Table 1.3: Summary of taught courses.

<table>
<thead>
<tr>
<th>Courses</th>
<th>Period</th>
<th>Level</th>
<th>Type</th>
<th>Equivalent hours</th>
</tr>
</thead>
<tbody>
<tr>
<td>Industrial IT</td>
<td>2021 - ...</td>
<td>B3</td>
<td>L - T - S</td>
<td>15 - 10 - 24</td>
</tr>
<tr>
<td>Data acquisition</td>
<td>2020 - ...</td>
<td>B3</td>
<td>S</td>
<td>8</td>
</tr>
<tr>
<td>Computer architecture 2</td>
<td>2019 - ...</td>
<td>B3</td>
<td>L</td>
<td>6</td>
</tr>
<tr>
<td>Embedded electronics</td>
<td>2014 - ...</td>
<td>B2</td>
<td>T - S</td>
<td>12 - 23</td>
</tr>
<tr>
<td>Instrument control 2</td>
<td>2013 - ...</td>
<td>B2</td>
<td>L - T - S</td>
<td>9 - 6 - 16</td>
</tr>
<tr>
<td>Micro-controller 2</td>
<td>2016 - ..</td>
<td>B1</td>
<td>L - T - S</td>
<td>12 - 12 - 21</td>
</tr>
<tr>
<td>Automation</td>
<td>2015 - 2018</td>
<td>B2</td>
<td>S</td>
<td>9</td>
</tr>
<tr>
<td>Signal processing</td>
<td>2013 - 2018</td>
<td>B2</td>
<td>S</td>
<td>36</td>
</tr>
</tbody>
</table>

1 Bn = nth year of Bachelor level

2 Courses for which I am fully responsible.

Table 1.4: Summary of administrative and course responsibilities at IUT of Lannion.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Administration</td>
<td>Responsible of the second year of the DUT MP</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Elected member of the Institute Council of the IUT</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Elected member of the Department</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Council of the DUT MP</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>IUT Lannion’s representative of the digital electronics group for the design of the national program for DUT MP</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Courses</td>
<td>Industrial IT</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Computer architecture</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Instrument control</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Micro-controller</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 1.4: Summary of administrative and course responsibilities at IUT of Lannion.
2. Summary of research and teaching activities

2.6 Publications

2.6.1 Scientific production

Table 1.5 summarizes my scientific publications by year and type since the beginning of my career. Publications on 2010 to 2013 period was done during my PhD thesis. Table 1.6 classify my main publications by domains.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Int. journal</td>
<td>-</td>
<td>-</td>
<td>2</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>2</td>
<td>6</td>
</tr>
<tr>
<td>Int. conf.</td>
<td>2</td>
<td>4</td>
<td>1</td>
<td>2</td>
<td>-</td>
<td>3</td>
<td>1</td>
<td>3</td>
<td>1</td>
<td>2</td>
<td>2</td>
<td>1</td>
<td>22</td>
</tr>
<tr>
<td>Nat. conf.</td>
<td>1</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>4</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>2</td>
<td>9</td>
</tr>
<tr>
<td>Inv. Talk</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>1</td>
<td>-</td>
<td>3</td>
<td>2</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>9</td>
</tr>
</tbody>
</table>

Table 1.5: Number of publication per year and type.

<table>
<thead>
<tr>
<th>Ref.</th>
<th>Domains</th>
<th>Energy efficiency</th>
<th>Fault tolerance</th>
<th>Approximate computing</th>
<th>Emerging technologies</th>
<th>Hardware designs</th>
<th>Optimization methods</th>
</tr>
</thead>
<tbody>
<tr>
<td>[IJ1]</td>
<td>2021</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>[IJ2]</td>
<td>2021</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>[IJ3]</td>
<td>2018</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>[IJ4]</td>
<td>2013</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>[IJ5]</td>
<td>2012</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>[IJ6]</td>
<td>2012</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>[IC1]</td>
<td>2022</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>[IC2]</td>
<td>2021</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>[IC3]</td>
<td>2020</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>[IC5]</td>
<td>2019</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>[IC6]</td>
<td>2019</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>[IC8]</td>
<td>2019</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>[IC9]</td>
<td>2017</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>[IC10]</td>
<td>2017</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>[IC11]</td>
<td>2016</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>[IC23]</td>
<td>2010</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
</tr>
<tr>
<td>Total</td>
<td>9</td>
<td>9</td>
<td>7</td>
<td>7</td>
<td>12</td>
<td>8</td>
<td></td>
</tr>
</tbody>
</table>

Table 1.6: Classification of main publications by domains

The following sections present in detail the publications. Underlined names are PhD students or Postdoctoral researchers that I supervised.

2.6.2 Referred Journal Publications

Chapter 1. Introduction


2.6.3 Referred International Conference Publications


2. Summary of research and teaching activities


2.6.4 Invited talks


2. Summary of research and teaching activities


2.6.5 Communications, article published in national conference proceedings and workshop


la consommation d’un réseau optique intégré dans un MPSoC », Compas’16, Lorient,

optimization to reduce crosstalk in WDM 3D ONoC," Compas’16, Lorient, France, 5 –
8 juillet, 2016.

la consommation ONoC intégré dans un MPSoC », GDR SoC-SiP, Nantes, France, 8 –
10 juin, 2016.

aware wavelength allocation in WDM 3D ONoC," GDR SoC-SiP, Nantes, France, 8 –
10 juin, 2016.
Chapter 2

Improving energy-efficiency of nanophotonic on-chip interconnects

1 Introduction

Silicon photonic is a promising emerging technology to replace copper interconnects for on-chip communications. Progress in the last decade have given rise to several demonstrators validating this pledge and the interest from the industry [Gunn 2006, Vlasov 2012, Boeuf et al. 2013, De Dobbeleare et al. 2017, Atabaki et al. 2018]. Although integration concerns are not completely solved for a complete monolithic integration of an ONoC [Stojanović et al. 2018], improvement in energy efficiency would facilitate the large adoption of this interconnect. Besides technological improvements, the efficiency of photonics links and ONoCs can be improved thanks to optimization techniques and new computing paradigms.

This section addresses the two following contributions:

- In section 2 we propose an off-line methodology allowing to simultaneously explore i) communication bandwidth allocation and ii) laser power levels in Multi Writers Multi Readers (MWMR) ONoCs to provide a trade-off between energy and execution time.
In section 3 we propose a distance aware approximate nanophotonic interconnect to improve power consumption of on-chip communication at the cost of a controlled application result degradation.
2 Energy-Performance trade-offs in reconfigurable ONoC

2.1 Reconfigurable ONoC for 3D Manycore architectures

This section introduces the basic principles of photonics on silicon by detailing the reconfigurable ONoC architecture we consider for our work. It has to be noticed that our method is compatible with other architectures. We consider the 3D architecture illustrated in Figure 2.1-a: bottom layer implements processing units and memories, while top layer implements the optical interconnect. The connection between the stacked layers can be done with Through Silicon Vias (TSV) or micro-bumps [Thonnart et al. 2020, Vivet et al. 2021]. ONIs are located on the optical layer and integrate components to perform electrical-optical and optical-electrical conversions. One or several waveguides are also located on this layer. Many ONoC topologies are available in the literature [Werner et al. 2017]. This work focuses on ring topology, such as Chameleon ONoC [Le Beux et al. 2014], which exhibits low power losses, as no waveguides crossing are required, and provides huge reconfiguration capacities. In ring ONoCs, clock- and counter-clock-wise waveguides are generally considered, as illustrated in Fig. 2.1.

Fig. 2.1-b highlights the key components required for a ring ONoC. This figure depicts the communication between Core 1 and Core 3, illustrated with a blue-dotted arrow both in Fig. 2.1-a and -b. Each core is associated with a transmitter (Tx) and a receiver (Rx). To communicate, a core serializes its data to correspond to the number of laser used (1 in this example) as this latter performed serial transmissions. Serialized bits are injected to a Modulator Driver which provides the current to control the on-chip laser with respect to an On Off Keying (OOK) modulation. Micro Ring Resonators (MRs) are key components for reconfigurable ONoC. As a functional point of view, it can be tuned to be ON or OFF: ON MR allows to inject/eject optical signal to/from a waveguide to another. OFF MR do not interferes with passing signals. Hence, after the optical signal is generated with the Laser, it is injected to the waveguide with an ON MR. MRs into Core 2 are OFF, hence the signal propagates toward the destination Rx located in Core 3. The signal is then dropped by the ON MR from the Rx of Core 3. A photodetector is used to demodulate the optical signal and a TransImpedance Amplifier is used before de-serialization to obtain the initial data.

These architectures allow to create optical channels by activating a Tx and a Rx and is called MWMR as any core can communicate to any other by using at least only one waveguide that interconnect all the cores. Several channels can be activated at the same time. However Lasers and MRs are designed to work a given wavelength frequency, hence, two channels cannot use the same waveguide segment, as the signals will mix preventing demodulation. To avoid this limitation, and also to improve the throughput of the communications, Wavelength Division Multiplexing (WDM) allows the use of several laser in parallel. Hence, multiple channels can be created but on different wavelengths, while the number of used wavelength, i.e. the throughput, can be adapt to each communication needs. Nonetheless, it increases the channel allocation complexity, and also create inter-channel cross-talk, hence calling for optimization methods.

2.2 Related works

The high-bandwidth available in ONoC is directly related to WDM, which allows propagating multiple signals simultaneously on a same waveguide. In WDM interconnect, Wavelength
Allocation plays an important role since it allows linking application level communications to resource allocation at the hardware level. In [Zang & Jue 2000], dynamic allocation from static allocation is distinguished: in the former case, the communication channels are set-up on demand at run-time while, in the latter case, the communication requests are known in advance, which allows for wavelengths to be allocated using off-line methods. For this purpose, heuristic algorithms have been proposed [Thomas & Bala 1999] and include Random Wavelength Assignment, First-Fit, Most-Used and Least-Used algorithms. Most of these approaches aim to reduce the interconnect contention in order to reduce communication latency.

Different from their off-chip counterparts, on-chip interconnects suffer from very specific challenges related to Wavelength Allocation. For instance, photonics devices such as MRs lead to undesirable mode coupling between adjacent wavelengths in photodetectors, which generates crosstalk noise and impacts ONoC performance [Chittamuru & Pasricha 2015]. Many studies have been carried out to estimate worst-case and average crosstalk noise in various ONoC topologies [Nikdast et al. 2015]. Furthermore, ONoC-specific Wavelength Allocation methodologies have been investigated in [Wang et al. 2015] [Le Beux et al. 2011]. These approaches rely on passive MR: no arbitration is needed to reserve optical paths before data transmission. However, these approaches suffer from a lack of scalability, are application specific and do not consider crosstalk noise in ONoC. A mapping tool has been proposed to improve the Signal to Noise Ratio (SNR) by reducing the number of communications sharing a waveguide [Fusella & Cilardo 2016]. A crosstalk mitigation technique has been developed to to increase channel spacing between adjacent wavelengths in Dense WDM (DWDM) [Chittamuru & Pasricha 2015]. Compared to these works, our methodology aims at configuring the laser output power at different levels according to the communication requirements. This strategy leads to a reduction of overall power needs and can be use together with the aforementioned approaches.

2.3 Energy-Performance tradeoffs

The key concepts investigated in this section are illustrated in Figure 2.2 (the legend is presented in Fig.2.2.g). Applications are represented as a Directed Acyclic Graph (DAG) as depicted in
Fig. 2.2.a. In this example, we assume that tasks $t_0$, $t_1$, $t_2$ and $t_3$ are respectively mapped onto processors $p_0$, $p_1$, $p_4$, and $p_8$, respectively located in clusters $c_0$, $c_1$, $c_2$ and $c_2$ (see Fig. 2.2.b).

Communications $Com_{0\rightarrow2}$, $Com_{1\rightarrow2}$ and $Com_{2\rightarrow3}$ are implemented using an ONoC which can be configured according to execution performance and energy requirements. Each cluster is associated with an Optical Network Interface (ONI) containing a Transmitter (Tx) and a Receiver (Rx). The Tx integrates lasers to modulate data, and a MR for each laser to inject the optical signal into the waveguide (if the MR is ‘ON’). The Rx integrates MR to eject the associated optical signal from the waveguide when the MR is ‘ON’. Finally, photodetectors allow converting an optical signal into an electrical one. From the simple application given in Fig. 2.2-a and if we consider a waveguide supporting 4 wavelengths, several communication configurations are possible and the following illustrates three of them:

- **Low power configuration**: in this configuration, illustrated in Fig. 2.2-c.1, a single wavelength is allocated to each communication. Wavelengths $\lambda_0$ (blue) and $\lambda_3$ (green) in $Tx_0$ are allocated for $Com_{0\rightarrow2}$ and $Com_{1\rightarrow2}$, respectively, and $\lambda_0$ (blue) is also used in $Tx_1$ for $Com_{2\rightarrow3}$. We assume a direct OOK modulation, i.e. no modulator is needed. The signals propagate along the waveguide until they reach their destination: signals from $Tx_0$ at wavelength $\lambda_0$ and $\lambda_3$ are ejected in cluster $c_1$, while $\lambda_0$ signal from $Tx_1$ is ejected at $c_2$. Since $\lambda_0$ is used between $c_0$ to $c_1$ to support $Com_{0\rightarrow2}$, it is reused to implement $Com_{2\rightarrow3}$ between clusters $c_1$ and $c_2$, thus maximizing the wavelength occupation in the waveguide. The Fig. 2.2-c.2 illustrates the task and communication schedule. Processor $p_4$ in cluster $c_1$ starts executing $t_2$ once all the data have been received from $p_0$ and $p_1$. 

and sends the processed data to $p_8$ in $c_2$. The execution of the DAG in this configuration takes 13 clock cycles. In this example, we assume that the targeted BER is reached for all communications. The Fig.2.2-c.3 depicts the power spectrum of signals received at $Rx_1$ and $Rx_2$. The NRZ-OOK modulated signals are represented as cardinal sines, while the filter MRs have Lorentzian filter shapes. For the communications between $c_0$ and $c_1$, the two used wavelengths are the most distant, hence the crosstalk between $\lambda_0$ and $\lambda_3$ is limited, but the associated lasers must increase a bit the emitting power to compensate the signal degradation, named crosstalk power penalty [Bahadori et al. 2016b]. Regarding the communication between $c_1$ and $c_2$, as only one wavelength is received at $Rx_2$, no crosstalk penalty has to be compensated. It is worth mention that the power of laser also needs to compensate for propagation losses (not represented here).

• **Intermediate configuration** $\text{Cfg}_2$: for this configuration more bandwidth is allocated for each communication. $Com_{0\to 2}$, $Com_{1\to 2}$ and $Com_{2\to 3}$ are respectively supported by the wavelength pairs ($\lambda_0$, $\lambda_1$), ($\lambda_2$, $\lambda_3$) and ($\lambda_0$, $\lambda_3$). This allocation leads to a reduction of execution time in 8 clock cycles (see Fig.2.2-d.2). However, in $Rx_1$, as all wavelengths are used, the crosstalk penalty is at maximum, hence the source lasers have to compensate a strong crosstalk power penalty. Regarding the $Rx_2$, as the two used wavelengths are the most distant, the crosstalk power penalty is low.

• **Fastest configuration** $\text{Cfg}_3$: for this configuration, the bandwidth utilization is at maximum. Compared to $\text{Cfg}_2$, $Com_{2\to 3}$ is supported by the 4 available wavelengths. This allocation leads to the fastest execution of the DAG in 7 clock cycles but provides the hugest crosstalk (see Fig.2.2-e.2 and Fig.2.2-e.3) which needs to be compensated in each $Tx$.

The Fig.2.2.f plots the execution time versus the crosstalk energy penalty for each configuration. The previously presented configurations belong to a Pareto front. The configurations $\text{Cfg}_2$ and $\text{Cfg}_3$ are respectively the two bounds: the slowest and the fastest execution configurations, which are respectively the lowest and highest energy consuming. Based on the complexity of the application and the architecture (e.g. number of ONIs, waveguides, lasers, etc.) the number of solutions on the Pareto front can be difficult to determine, as well as the front itself. We propose in the following a framework to automatically extract the Pareto front of the communication scheduling.

### 2.4 Framework for energy-performance exploration

Figure 2.3 illustrates the design flow generating ONoC configurations according to user specifications. The flow takes as input an application mapped onto a 3D architecture. The application is modeled as a DAG characterized by task execution times, amount of data transmitted between tasks, and minimum BER to be reached. The architecture includes an ONoC implemented on top of processing cores and characterized by a topology, a number of wavelengths and waveguides. The ONoC allows for cores to communicate with each other using optical signals, which is achieved using E/O and O/E conversion. The interfaces are crossed by waveguides propagating the optical signals using WDM in both clockwise (C) and counter-clockwise (CC) directions,
2. Energy-Performance trade-offs in reconfigurable ONoC

System specification

<table>
<thead>
<tr>
<th>Application</th>
<th>Architecture</th>
<th>Mapping</th>
</tr>
</thead>
<tbody>
<tr>
<td>Task graph</td>
<td>ONoC</td>
<td>TSVs</td>
</tr>
<tr>
<td>- Task execution time</td>
<td>- ONoC interface</td>
<td></td>
</tr>
<tr>
<td>- Data size</td>
<td>- Electrical layer: cores</td>
<td></td>
</tr>
<tr>
<td>- BER requirements</td>
<td>- Optical layer: ONoC</td>
<td>Configuration Manager</td>
</tr>
</tbody>
</table>

Technological parameters

- number of power level (N_{P lvl})
- maximum power data rate
- sensitivity
- Transmission Δλ

Solutions

- Energy
- Execution time

Offline multi-Objective Optimization

- Selection
- Mutations
- Crossovers

Simulation

- Execution time
- Energy

Constraints verification

- remove individual

Estimation:

- execution time
- energy

Figure 2.3: Multi-objective design space exploration.
which reduces the maximum communication distance. The mapping of the tasks on the cores gives the communications in the ONoC. The design flow relies on technological parameters since they impact the performance of optical communications. Parameters are, for instance, photodetectors sensitivity, waveguide losses and MR transmission. Regarding the laser, we consider the data-rate, the efficiency, the maximum output power, and the number of power levels available into account.

The aim of the flow is to optimize both power consumption and application execution time. For this purpose, we explore the number of wavelengths allocated to each communication, i.e. the bandwidth and the power level for each laser source. A multi-objective optimization method is implemented using a genetic algorithm, which allows extracting solutions on a Pareto front. In our genetic algorithm, the ONoC configurations (i.e. the individuals) are represented by chromosomes and the genes encode both wavelength allocations and laser power levels. Classical crossover and mutation operators are applied to evolve the initial population. Constraints validate the configurations by ensuring that i) BER requirement is reached and ii) no wavelength is used more than once on a same waveguide segment. For each valid individual, a simulation is carried out to estimate application execution time and total ONoC energy consumption (i.e. the algorithm fitness functions). The resulting ONoC configurations are thus made available to the designer for final selection. Furthermore, since all the configurations are non-dominated on at least one metric, multiple configurations could be embedded in the system in order to be loaded at run-time according to the execution context (e.g. high performance and low power).

2.5 Results

We investigate the scalability of the approach using ONoC architectures with 16, 32 and 64 ONIs, that interconnect 64, 128, and 256 cores respectively. Each ONI is connected to a cluster of four electrically connected cores. We assume two waveguides, eight wavelengths per waveguide, and a number of laser power levels $NP_{lvl} = 5$. For the ONoC with 64 cores the possible electrical laser power values are $[2, 4, 6, 8, 10]$ mW, and for 128 cores the possible electrical laser power values are $[3, 6, 9, 12, 15]$ mW, while for 256 cores the laser power values are $[4, 13, 22, 31, 40]$ mW. The cores are assumed to run at 1Ghz and the laser transmit data at 10Gbps. Regarding the BER estimation, we assume the model detailed from [Xiao et al. 2007] and the technological parameters defined in Table 2.1.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
<th>Ref</th>
</tr>
</thead>
<tbody>
<tr>
<td>Waveguide propagation loss</td>
<td>-0.274 dB/cm</td>
<td>[Dong et al. 2010]</td>
</tr>
<tr>
<td>Photodetector sensitivity</td>
<td>-20 dBm</td>
<td>[Kennedy &amp; Kodi 2017]</td>
</tr>
<tr>
<td>Laser efficiency</td>
<td>15%</td>
<td>[Kennedy &amp; Kodi 2017]</td>
</tr>
<tr>
<td>$\Delta \lambda$</td>
<td>0.4 nm</td>
<td>[Bahadori et al. 2016a]</td>
</tr>
<tr>
<td>FSR</td>
<td>8 nm</td>
<td>[Bahadori et al. 2016a]</td>
</tr>
<tr>
<td>$-3dB$ MR bandwidth</td>
<td>0.26 nm</td>
<td>[Bahadori et al. 2016a]</td>
</tr>
</tbody>
</table>

Regarding the applications, we use a random task graph generator that provides applications including from 52 to 107 tasks and from 80 to 158 communications. The task execution time
values are randomly selected between [100, 1000] clock cycles and the communication volumes are randomly selected within [100, 1000] bytes range. The targeted BER is $10^{-9}$ and each task is randomly mapped on a dedicated core. As we assume shared memory within a same cluster, no latency is assumed for intra-cluster communications.

Table 2.2: Energy and execution time in kilo clock cycles (kcc) for Low Power and High Performance wavelength allocations strategies.

<table>
<thead>
<tr>
<th>Number of Cores</th>
<th>Graph ID</th>
<th>Number of Tasks</th>
<th>Number of Comm.</th>
<th>Energy (nj)</th>
<th>Execution Time (kcc)</th>
</tr>
</thead>
<tbody>
<tr>
<td>TG 1</td>
<td>55</td>
<td>80</td>
<td>141</td>
<td>187</td>
<td>1.33</td>
</tr>
<tr>
<td>TG 2</td>
<td>52</td>
<td>78</td>
<td>118</td>
<td>194</td>
<td>1.64</td>
</tr>
<tr>
<td>TG 3</td>
<td>57</td>
<td>82</td>
<td>102</td>
<td>120</td>
<td>1.18</td>
</tr>
<tr>
<td>TG 4</td>
<td>60</td>
<td>92</td>
<td>141</td>
<td>195</td>
<td>1.38</td>
</tr>
<tr>
<td>TG 5</td>
<td>63</td>
<td>93</td>
<td>128</td>
<td>193</td>
<td>1.51</td>
</tr>
<tr>
<td>TG 6</td>
<td>62</td>
<td>92</td>
<td>147</td>
<td>236</td>
<td>1.61</td>
</tr>
<tr>
<td>TG 7</td>
<td>56</td>
<td>87</td>
<td>103</td>
<td>148</td>
<td>1.44</td>
</tr>
<tr>
<td>TG 8</td>
<td>63</td>
<td>91</td>
<td>112</td>
<td>156</td>
<td>1.39</td>
</tr>
<tr>
<td>Average</td>
<td></td>
<td></td>
<td>124</td>
<td>179</td>
<td>1.44</td>
</tr>
</tbody>
</table>

| TG 9            | 107      | 158             | 253             | 389        | 1.54      | 62.19 | 37.5       | 1.66      |
| TG 10           | 94       | 139             | 213             | 314        | 1.47      | 64.38 | 33.6       | 1.92      |

| TG 9            | 107      | 158             | 748.35          | 1051       | 1.40      | 64.38 | 38.1       | 1.69      |
| TG 10           | 94       | 139             | 654.4           | 1153.4     | 1.76      | 61.01 | 34.58      | 1.76      |

Table 2.2 summarizes the characteristics of the task graphs and the optimization results. Since our approach leads to a Pareto front, we only show the solutions with i) the lowest energy consumption (denoted Low Power in the table) and i) the lowest execution time (High Perf.). The solutions offer, on average, 44% energy variation and 71% execution time variation trade-offs for 64 cores architectures. As the results show, the execution time gain increases for larger architectures, while the energy gain decreases. Indeed, for these results, we use random task placement which leads to long communications between tasks, and hence high Laser power to support these communications. This simulation context is the worst as possible, and we can imagine that a smart task placement should reduce these long communications and gives the opportunity to select more often the low Laser power levels. Nonetheless, these results demonstrate the efficiency of flexible wavelengths allocation and laser output power tuning to adapt the nanophotonic interconnects according to application requirements.

Figure 2.4(a) and 2.4(b) give the distribution of laser power levels and allocated bandwidth for the low-power solutions. On average, the 2mW power level is selected in 60% of the cases and is followed by 4mW (15% on average). Higher power levels are selected to compensate for the losses experienced by long range communications. Indeed, as shown in Figure 2.4(b), all the communications are allocated on a single wavelength for a minimum crosstalk effect. Figure 2.4(c) illustrates results for high-performance solutions. On average, 45% and 15% of the lasers are configured to 2mW and 4mW respectively. The lasers configured with a higher output power emit signals experiencing significant losses (i.e. long distance communications) or crosstalk. Figure 2.4(d) shows the number of wavelengths allocated distribution for each task.
Figure 2.4: Distribution of laser power levels and allocated bandwidth for (a-b) low-power solutions and (c-d) high-performance solutions.
2. Energy-Performance trade-offs in reconfigurable ONoC

Graph for the same solutions. Taking TG8 as an example, 13% of the communications are carried out using a single wavelength, while 20% rely on all the wavelengths. Hence, the resulting ONoC configurations do not simply allocate all the wavelengths for each communication, even though maximum execution performance is reached. Indeed, our algorithm computes the maximum wavelengths to be allocated by considering simultaneous communications and computation time that may not be reduced.

These results demonstrate that the proposed approach to combine laser output power and wavelength allocation reaches the maximum execution performance while saving energy by using only the required optical resources. Furthermore, complex applications lead to solutions with very different energy and execution time figures. This confirms the opportunity induced by our off-line approach to adapt the ONoC configuration at run-time according to the execution context and QoS requirements.

2.6 Conclusion and perspectives

Reconfigurable ONoCs are promising solutions for large scale manycore architectures. However, the design space is complex to explore, and the channel allocation clearly impacts the performance of the system as demonstrated in this work. Indeed, we shown there is a trade-off between the low power and the high performance communication mapping solutions provided by our framework. It is worth mentioning that we even do not consider solutions that are not on the Pareto front of solutions and that would lead to un-optimized solutions. The proposed framework also helps to explore the design space as it allows to explore both architectural and technological parameters [IJ3]. Mapping of task will also impact the system performance, as minimizing the communication conflicts may either improve the execution time by allowing more wavelengths per communications, or less energy consumption due to less parallel communications. This topic has not been explored in our work, but techniques are available that are compatible and may be integrated to our framework [Fusella & Cilardo 2016, Wang & Cheng 2019].

We would like to emphasize that the resolution method (i.e. genetic algorithm) is not the contribution of this work but a mean to reach it. We also proposed a mathematical formulation of this energy-performance trade-offs in [IC4] along with the use the language OPL (Optimization Programming Language) and Cplex solver. It results the extraction of the two bounds of the Pareto front. This method allows to reduce the exploration space of channel allocation in order to speed up the results, or to guarantee to obtain the optimal solutions.

Regarding run-time allocations, heuristics a recent work propose online mechanism to allocate the minimum of wavelengths to satisfy the bandwidth for each communication with an online policy [Narayan et al. 2021]. Finally, the significant improvements currently made by the machine learning community to embedded algorithm on chip also leads to new directions for online exploration [Musumeci et al. 2019].

2.7 Research dissemination

The works presented in this section have been disseminated in [IC1], [IJ3], [IC4], [IC7], [IC9], [IC12], [IC14], [NC5], [NC7], [IT4], [IT6], [IT8], [IT9].
3 Distance Aware Approximate Nanophotonic Interconnect

3.1 Context of the work

As already explained, ONoC, which bases on Nanophotonic interconnects, is a promising solution to overcome bandwidth and latency issues, as optical signals propagate near speed-of-light in waveguides. However, their implementations remain challenging due to the low efficiency of the lasers, which are key devices in such interconnects. Indeed, the laser power consumption is mainly driven by the high signal power required to transmit data at low BER for accurate communications [Alexoudi et al. 2019].

Energy efficiency of ONoC is addressed at several aspects. At circuit level, [Hamedani et al. 2014] proposes to reduce the power loss driven from components such as reducing the number of MR and waveguide crossings. At data level, the use of error correcting codes has been explored to allow transmission power reduction, leading to transmission errors that are compensated by data redundancies [IC8]. At communications level, communication scheduling can improve the energy efficiency thanks to less parallel communication leading to crosstalk and energy penalty [Zhou & Kodi 2013, Postman et al. 2013], [IC4].

Beside these on-chip interconnect evolution, approximate computing is an emerging solution to improve energy efficiency and execution speed of embedded computing systems [Xu et al. 2016, Mittal 2016]. It relies on accuracy reduction of the data representations, which allows lowering design constraints and improves performances at the cost of Quality of Result (QoR) degradation measured with output errors [Sampson et al. 2015]. It has been deployed in numerous manners on interconnects, operators and memory levels [Mahajan et al. 2015, Sampson et al. 2011] as well. With various methods of approximate computing implementation, it offers storage efficiency, computation speed and power consumption improvements, while keeping a tolerable degradation at the application side.

In this work, we propose a distance aware approximate nanophotonic interconnect to improve power consumption of on-chip communication.

3.2 Proposed data and distance aware optical link

Our proposal aims to manage, for a given application, power consumption regarding the QoR. For this purpose, the proposed nanophotonic interconnect allows adapting the laser power level according to the communication distance and the transmitted data type. Without lack of generality, Fig. 2.5 illustrates our approach on a Single Writer Multiple Reader (SWMR) link. The writer (source) is connected to several readers (destinations represented by Core in the figure) using waveguides (for sake of clarity, only one waveguide is represented in the figure). Each waveguide allows transmitting $N\lambda$ signals using WDM ($\lambda_0$..$\lambda_{N\lambda-1}$). The signals are emitted by on-chip lasers and are combined into waveguide using a MultiMode Interference (MMI) couplers [Mandorlo et al. 2012]. SWMR only slightly differs from MWMR introduced in the previous section 2.1 Reconfigurable ONoC for 3D Manycore architectures. It simplify channel allocation management as each transmitter possesses a dedicated waveguide to communicate to any connected receiver. It is more efficient for small data packet transmissions such as in cache coherency, which is the case study considered for the results of this work, however it requires more waveguides and receivers.
When a communication is initiated, the writer activates the lasers (optical signals are emitted after few ns typically) and the data modulate the optical signals using OOK modulation. Although we assume that data transmissions involve the use of all the optical signals, the transmissions of data are serialized according to the data bit width \((N_{\text{data}})\) and the number of wavelengths \((N\lambda)\). For instance, \(N_{\text{data}} = 32\) and \(N\lambda = 8\) would lead to a Bit Stream Length (BSL) of 4, i.e. 4 bits are sent on each wavelength and 4 clock cycles are needed to transmit each data. The design of the serializer has been investigated in [IC8] [Wang et al. 2016] and is not detailed here. The modulated signals propagate along the waveguide until reaching the destination. At this stage, the signals are ejected from the waveguide using MRs in ON state. They are redirected to photodetectors from which opto-electronic conversions are carried out. The serial streams are then de-serialized back into the original data format. SWMR must be associated with a mechanism to activate the correct receiver on the SWMR link, which is not detailed in this present work but has been studied in [Pan et al. 2009] which proposes a secondary waveguide dedicated to active the receivers.

In case no communication occurs, the lasers are turned OFF and hence do not consume energy [Neel et al. 2015]. In case data transmission is triggered, lasers are turned ON with power levels that depend on i) the required communication quality and ii) the communication distance. To allow a reduction in consumption while limiting the driver complexity, we propose to use four laser power levels: high power \((P_{H})\), medium power \((P_{M})\) low power \((P_{L})\) and off \((P_{\text{Off}})\), with \(P_{H} > P_{M} > P_{L} > P_{\text{Off}} = 0\). Fig. 2.5 presents an example assuming that the \(\lambda_{3}\) is sent with high power, \(\lambda_{2}\) and \(\lambda_{1}\) are sent with medium power, while the power of \(\lambda_{0}\) is equal to \(P_{\text{Off}}\), meaning this wavelength is not used, which corresponds to 4 Least Significant Bit (LSB) bits truncation. The laser power values are calculated based on technological parameters (e.g. waveguide propagation loss and MR losses), system level parameters (e.g. number of readers) and the targeted BERs.

We assume that the accurate data (i.e. data that cannot be approximated) and approxi-
mated data require, on the receiver side, $BER_{\text{Not}A}$ and $BER_{A}$ respectively. Hence, assuming $BER_{\text{Not}A} < BER_A$, approximated data will be transmitted using lower laser power compared to accurate data. As previously explained, the actual laser power depends on the propagation loss and hence the communication distance. For this purpose, we define two ranges of communication distance, Short and Long, depending on the position of the destination on the SWMR link. This leads to the four scenarios detailed in the following:

- **Accurate & Long** is used for the transmission of sensitive data (e.g. instructions and integer data) that critically impact the execution of applications. Therefore, the transmission quality is protected by targeting low BER for all the bits (e.g. $BER_{\text{Not}A} = 10^{-12}$). To compensate the losses induced by the long-range transmission, the highest power level is used (i.e. $P_H$) for all the lasers.

- **Accurate & Short** is also used to transmit sensitive data but at a shorter distance. Due to the lower losses, low BER is obtained for all the bits by configuring the lasers power level to $P_M$.

- **Approximate & Long** allows the long range transmission of data that can be approximated. Depending on the approximation scheme, the lasers are configured with different power levels. As detailed in Section 3.3, most significant bits are transmitted with low BER, intermediate bits are transmitted with high BER and least significant bits are truncated. To achieve this, the lasers that emit signals transmitting most significant bits and approximated bits are configured to $P_H$ and $P_M$ respectively. Truncated bits are not transmitted and the corresponding lasers are thus set to $P_{Off}$.

- **Approximate & Short** allows for short distance transmission of data that can be approximated. As for the previous scenario, the configuration of the lasers depends on the bit’s significance. However, the lower losses allow reducing the power of the emitted signals, which lead to use the $P_M$ and $P_L$ power levels for most significant and intermediate bits respectively.

By adapting the laser powers according to both communication distance and level of approximation, our interconnect aims at minimizing the energy to transmit data bits. Since only three power levels are needed for all destinations with approximation levels, the design complexity of the laser driver remains comparable to solutions which require individual computation of power levels for each destination (Distance Proportional).

### 3.3 Data approximation scheme

The proposed communication method involves both approximation and truncation on data. In order to control different approximate level, we propose configurable bit areas according to the bit significance. Hence, several configurations are available to send data that can be approximated, and that can be tuned to achieve a given quality of result for an application.

Fig 2.6 illustrates how the technique can be used for the IEEE 754-2008 single-precision Floating-Point (FP) format and for long distance communication. Bits are grouped into 3 different areas according to their significance on the floating-point data representation:
3. Distance Aware Approximate Nanophotonic Interconnect

Figure 2.6: Example of data approximation scheme.

1. $A_{NotAx} = [N_{data} - 1 ; P_{Ax}]$ corresponds to Most Significant Bits (MSBs), composed with the sign and the exponent of the FP number, which are always protected from approximation thanks to a transmission power allowing to reach $BER_{NotAx}$;

2. $A_{Ax} = [P_{Ax} - 1 ; P_{Trunc}]$ are intermediate bits, the highest part of the mantissa, which may tolerate approximation and are transmitted in order to reach $BER_{Ax}$;

3. $A_{Trunc} = [P_{Trunc} - 1 ; 0]$ are the LSBs, lowest part of mantissa, and are not transmitted.

These 3 groups provide flexibility to adapt the robustness of the transmitted bits with respect to the bit significance. Table 2.3 summarizes the parameters used to identify and configure the different groups of bits of a data with the proposed method. While the flexibility can be controlled through the BER to reach and by selecting the bits areas to approximate or truncate (defined by $A_{Ax}$ and $A_{Trunc}$ on Fig. 2.6), in this study we propose to fix these parameters based on the analysis of a set of applications. This analysis is presented in the next section.

Fig. 2.7 illustrates six possible communication scenarios to save energy for the transmission of 32 bits data. For this scenario, 8 wavelengths ($\lambda_7$ to $\lambda_0$) are used to simultaneously transmit 8 groups of 4 serialized bits. Each scenario is noted as xNA/yA/zT with: x Not Approximated, y Approximated, z Truncated bits. Regarding long distance communication (Fig. 2.7-a), we first illustrate a scenario where only approximation is used, assuming $A_{NotAx} = 12$ and $A_{Ax} = 20$. This scenario is noted as 12NA/20A/0T. This leads to lasers at $\lambda_7$ to $\lambda_5$ and $\lambda_4$ to $\lambda_0$ configured with $P_H$ and $P_M$ respectively. Second scenario, 12NA/0A/20T, involves only truncation ([Sunny et al. 2020]) which refers to $A_{NotAx} = 12$ and $A_{Trunc} = 20$ and it leads to laser configuration $P_H$ for $\lambda_7$ to $\lambda_5$ and $P_{Off}$ for lasers at $\lambda_4$ to $\lambda_0$. Third scenario, 12NA/8A/12T, is a combination of approximation and truncation with $A_{NotAx} = 12$, $A_{Ax} = 8$, and $A_{Trunc} = 12$ which leads to $P_H$, $P_M$ and $P_{Off}$ for lasers at $\lambda_7$ to $\lambda_5$, $\lambda_4$ to $\lambda_3$ and $\lambda_2$ to $\lambda_0$ respectively. Moreover, when all of these 3 scenarios are applied in short-range communication, the laser power
36 Chapter 2. Improving energy-efficiency of nanophotonic on-chip interconnects

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>$N_{\text{data}}$</td>
<td>Data size</td>
</tr>
<tr>
<td>$P_{\text{Ax}}$</td>
<td>Position of the higher approximated bit</td>
</tr>
<tr>
<td>$P_{\text{Trunc}}$</td>
<td>Position of the higher truncated bit</td>
</tr>
<tr>
<td>$A_{\text{NotAx}}$</td>
<td>Area of accurate bits</td>
</tr>
<tr>
<td>$A_{\text{Ax}}$</td>
<td>Area of approximated bits</td>
</tr>
<tr>
<td>$A_{\text{Trunc}}$</td>
<td>Area of truncated bits</td>
</tr>
<tr>
<td>$N\lambda$</td>
<td>Number of wavelengths (nb of lasers)</td>
</tr>
<tr>
<td>BSL</td>
<td>Bit Stream Length ($\text{BSL} = \frac{N_{\text{data}}}{N\lambda}$)</td>
</tr>
<tr>
<td>$BER_{\text{NotAx}}$</td>
<td>BER for non approximated bits</td>
</tr>
<tr>
<td>$BER_{\text{Ax}}$</td>
<td>BER for approximated bits</td>
</tr>
</tbody>
</table>

Table 2.3: Summary of parameters used for the proposed method.

levels are reduced accordingly ($P_H \rightarrow P_M$ and $P_M \rightarrow P_L$) (as presented in the three scenarios of Fig. 2.7-b).

\[
\text{PowerGain} = \frac{P}{N\lambda \times P_H} \quad (2.1a)
\]

\[
(2.1b)
\]

Figure 2.7: Laser power level configurations to transmit approximated floating-point data assuming a) Long distance and b) Short distance communications. $N_{\text{data}} = 32$, $N\lambda = 8$ and BSL = 4. xNA/yA/zT with x Not Approximated, y Approximated, z Truncated bits

Compared to the scenario where all bits are always transmitted at full power, regardless of the communication distance, our approach allows saving power, as detailed in Equation 2.1.
with \( P = \frac{1}{BSL} \left[ (N_{data} - P_{Ax}) \times P_1 \\
+ (P_{Ax} - P_{Trunc}) \times P_2 \\
+ P_{Trunc} \times P_{Off} \right] \)
and with \((P_1, P_2) = \begin{cases} 
(P_H, P_M) & \text{for long distance,} \\
(P_M, P_L) & \text{for short distance.} 
\end{cases} \)

To calculate power gain, power consumption from proposals \( P \) over Baseline scenario \( \lambda \times P_H \) has to be computed. For baseline laser power is configured as \( P_H \) for all the wavelengths to guarantee accurate communication for all the distances, equation 2.1a. Moreover, in equation 2.1b, to obtain power consumption from proposal, power consumption on three bit areas (defined in section 3.3) have to be computed. First, MSBs of FP \([N_{data} - P_{Ax}]\) is configured with \( P_H \) or \( P_M \) level according to the Short and Long distance. Secondly, approximate bit area \([P_{Ax} - P_{Trunc}]\) is configured with \( P_M \) or \( P_L \) to target approximate communication. Last, for the lasers that are in charge of Truncation bit area \([P_{Trunc} - 0]\) are set in off state \( P_{Off} \). The summation of all the power consumption from those bit areas defined the total power consumption for the proposal. The actual power saving depends of bit area configuration, targeted BER and distance configuration.

The parameter values used in equation 2.1 are computed from equation 2.2 that considers the required power at the receiver and the propagation losses as follows:

\[ P_s = P_d + (Hop_{s,d} - 1) \times Loss_{mr} \times N\lambda + Hop_{s,d} \times Loss_h + Loss_d + Loss_{Xtalk} \]  

Where \( P_s \) is the optical power injected from source core (in dBm) and \( P_d \) is the optical power received at the destinations core (dBm). \( P_d \) depends on the targeted BER at the destination photodetector [Radi et al. 2021]. The BER strongly depends on the attenuation experienced by the propagating optical signals, which depend on: i) the hop count \( Hop_{s,d} \), ii) the number of wavelengths (or lasers) \( N\lambda \), iii) the MR through loss (\( Loss_{mr} \), in dB), iv) the waveguide propagation loss per Hop (\( Loss_h \), in dB/hop), v) the MR drop loss (\( Loss_d \), in dB), and vi) the crosstalk loss (\( Loss_{Xtalk} \), in dB). For this latter we consider the crosstalk model from [Bahadori et al. 2016b].

3.4 Results

3.4.1 Experimental setup

Considered 3D architecture: for experimental setup, we consider an architecture based on two layers: one electrical layer to support the computation part, and one optical layer for the optical communications (as presented on Fig. 2.8-a). The chip size considered for this section is equal to 1600mm\(^2\), hence the distance between two consecutive ONIs is therefore equal to 10 mm. As summarized in Table 2.4, the electrical layer is composed of 16 clusters of 2 by 2 cores. We consider a distributed share memory architecture. Each cluster integrates a last level cache (L3) shared with the other clusters. Each core has its own private L1 data (L1d), instructions (L1i) caches and L2 cache. Furthermore, a MESI protocol ensures coherency between the distributed caches. All these memory organization parameters are listed in Table 2.4. Every clusters are
connected with ONI through TSVs. The ONI blocks are located in optical layer and have 1 transmitting and 15 receiving waveguides which are featured with SWMR and WDM (as depicted in Fig. 2.5). Each waveguide transmits 8 optical signals on different wavelengths, hence each having a 4 bits stream data (i.e. $BSL = 4$ and $N\lambda = 8$).

**Approximation under Cache Coherence Traffic:** cache coherency involves traffic between cache memory and last level of cache that is mainly initiated by cache misses or write-back accesses [Solihin 2015]. However, the traffic initiated by cache coherence protocols also involves addresses of the data to be transmitted and is thus data type agnostic. We assume that approximation are enabled by the OS based on user requirements. This is achieved by setting or resetting flag ”Approximation activation by OS” at run-time (figure 2.8). In case approximations are disabled, all communications are carried without errors using $P_H$ and $P_M$ for long-range and short-range communications respectively. Otherwise, the lasers are configured as follows. First, we assume that i) accurate data and approximate data are located in different address spaces of the L3 memory and ii) ranges of addresses associated to a given data type are stored in local tables. Then, from the packet destination ID, the ONI evaluates whether the communication distance is short or long. Both information (accurate/approximate and short/long) allow the ONI manager to configure the laser power levels from the laser configuration table. The details of communication between OS and ONIs are studied in [IJ3]. By considering all these parameters, laser controller configures laser powers at the different levels ($P_H, P_M, P_L$ and, $P_{Off}$).
### Architecture

<table>
<thead>
<tr>
<th></th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td># clusters</td>
<td>16 (4 x 4)</td>
</tr>
<tr>
<td># cores per cluster</td>
<td>4</td>
</tr>
<tr>
<td>ONI distance</td>
<td>10 mm</td>
</tr>
<tr>
<td>L1 I / D caches</td>
<td>64 KB each private</td>
</tr>
<tr>
<td>L2 cache</td>
<td>512 KB private</td>
</tr>
<tr>
<td>L3 cache</td>
<td>4 MB shared (in a cluster)</td>
</tr>
<tr>
<td>Cache protocol</td>
<td>MESI</td>
</tr>
</tbody>
</table>

### Technological parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Loss$_{mr}$</td>
<td>MR through loss</td>
<td>0.02 dB [Xia et al. 2007]</td>
</tr>
<tr>
<td>Loss$_{d}$</td>
<td>MR drop loss</td>
<td>0.7 dB [Xia et al. 2007]</td>
</tr>
<tr>
<td>$Q$</td>
<td>MR Quality Factor</td>
<td>20,000 [Bahadori et al. 2016c]</td>
</tr>
<tr>
<td>Loss$_h$</td>
<td>Waveguide loss per hop</td>
<td>0.25 dB/cm [Dong et al. 2010]</td>
</tr>
<tr>
<td>$P_d$</td>
<td>Optical power</td>
<td>$-8 , dBm$ at $10^{-12}$ BER</td>
</tr>
<tr>
<td></td>
<td>received by photodetector</td>
<td>$-12 , dBm$ at $10^{-3}$ BER</td>
</tr>
<tr>
<td>FSR</td>
<td>Full Scale Range</td>
<td>8 nm [Bahadori et al. 2016c]</td>
</tr>
<tr>
<td>Laser$_{eff}$</td>
<td>Laser efficiency</td>
<td>0.33 [Chen et al. 2021]</td>
</tr>
<tr>
<td>$B_R$</td>
<td>Bit-rate</td>
<td>10 Gb/s</td>
</tr>
</tbody>
</table>

### ONI parameters

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Description</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>BER$_{NotAx}$</td>
<td>BER without approximation</td>
<td>$10^{-12}$</td>
</tr>
<tr>
<td>BER$_{Ax}$</td>
<td>BER with approximation</td>
<td>$10^{-3}$</td>
</tr>
<tr>
<td>$P_H$</td>
<td>High power</td>
<td>707 $\mu$W</td>
</tr>
<tr>
<td>$P_M$</td>
<td>Medium power</td>
<td>281 $\mu$W</td>
</tr>
<tr>
<td>$P_L$</td>
<td>Low power</td>
<td>112 $\mu$W</td>
</tr>
<tr>
<td>$N\lambda$</td>
<td>Number of wavelengths</td>
<td>8</td>
</tr>
<tr>
<td>Short distance</td>
<td>Nb of hops from</td>
<td>1 to 5 hops</td>
</tr>
<tr>
<td>Long distance</td>
<td>source to destination</td>
<td>6 to 15 hops</td>
</tr>
</tbody>
</table>

Table 2.4: Summary of considered parameters for evaluation
Simulation platform: for evaluation, we consider error tolerant applications from Approx-bench [Sampson et al. 2015]. Table 2.5 presents the four benchmark applications considered for the results: Blackscholes, Fluidanimate, Canneal and Streamcluster performing financial algorithms, animation, routing and online clustering, respectively. Moreover, Approxbench provides the output error metric for each application, which allows to estimate the QoR.

This output error is the difference on error metric between the application with and without approximate communications. As each application performed has specific goal, each one has a particular error metric which is defined in Table 2.5. For instance, Blackscholes is financial pricing application that predicts price of the market based on previous market values and trend. Thus, the output error metric is the Mean Square Error (MSE), and is computed on mean error of output values as follow in Equation 2.3:

$$MSE = \sqrt{\frac{1}{n} \sum_{i=1}^{n} (Accurate_i - Approximate_i)^2}$$ (2.3)

Based on this equation, approximated output values $Approximate_i$ are compared with original ones $Accurate_i$ to determine output error.

These applications are simulated in multi-core simulator Sniper [Carlson et al. 2014]. From the simulations, we extracted the output results in order to compute the output errors and also the communication traces linked to the traffic between clusters. From the communication traces, which embed information of packet type, source, destination and sent time, we analyze communication distribution and type of data.

<table>
<thead>
<tr>
<th>Applications</th>
<th>Descriptions</th>
<th>Error metrics</th>
</tr>
</thead>
<tbody>
<tr>
<td>Blackscholes</td>
<td>Financial pricing</td>
<td>Mean error</td>
</tr>
<tr>
<td>Canneal</td>
<td>VLSI routing</td>
<td>Routing Cost</td>
</tr>
<tr>
<td>Fluidanimate</td>
<td>n-body simulation</td>
<td>Distance in elements</td>
</tr>
<tr>
<td>Streamcluster</td>
<td>Online clustering</td>
<td>Cluster center distance</td>
</tr>
</tbody>
</table>

Table 2.5: Used Approximate Benchmarks and associated error metrics [Sampson et al. 2015]

3.4.2 Power Vs Quality of Results Trade-offs

To fully evaluate the different techniques, we have to consider both power consumption and application output error. In [IJ1], we explored several applications from the Parsec benchmark suite [Bienia et al. 2008]. Here, for sake of conciseness, we only highlight results for the Stream-Cluster application. The Fig. 2.9 highlights the design space with all the possible techniques to handle approximate communications in ONoC (including the following different $BER_{Ax}$: $10^{-2}$, $10^{-3}$, $10^{-5}$ and $10^{-7}$). The bottom of the figure shows zooms of valid solutions from the top figure. All the optical power consumption’s have been normalized to the Baseline represented by the red cross. This baseline only uses $P_H$ power level, hence no distance management and no approximation are considered. For more clarity, we grouped the results by different communication distance managements: No Distance aware, Short/Long and Distance proportional, in red, blue, and green, respectively.
In each distance management group, the solutions that do not consider approximation or truncation are represented with a cross. Moreover, in each group, some points are located on Pareto front lines which indicate the most effective results in terms of power consumption and output error. The solutions on Pareto front lines are represented with triangles and the configurations are highlighted, e.g. 4A/20T $10^{-3}$ stands for 4 approximated bits, 20 truncated bits, and $BER_{ax} = 10^{-3}$. For more clarity in the Fig. 2.9, the number of non-approximated bits is not shown, but can be easily deduced as the total number of bits of FP data are 32bits. We also represented the solutions that provide more than 10% of output error, there are located on the right gray part.

First of all, we can see that there is a huge exploration space with high differences in terms of power versus QoR. The way to manage the distance of communication provides a shift from 12% for the same configuration in terms of approximating or truncating data. Unsurprisingly, the distance proportional solutions are the less power consuming, but at the cost of high complexity. It is interesting to note that, for distance proportional solutions, some configurations

![Figure 2.9: Power consumption and output error trade-off for StreamCluster application: (a) design space, (b), (c), and (d) are zooms.](image-url)
can consume more that the best solution with only two distances considered. The same trend can be seen for two distances management that has solutions worse than the Pareto front of the No Distance aware.

Regarding the best solutions in terms of trade-offs between power consumption and output errors, we see the same trends on the different color groups. The first main cloud of solution, zoomed in Fig 2.9-b, are dominated with three points on the Pareto fronts in each group. All these solutions provide less than 0.15% of output errors. The solutions $16NA/0/16T$ with a maximum of 16 truncated bits provide a very small degradation of the output error, but allow to save a huge amount of power compared to the baseline, and for any group of distance managements. Indeed, more than 20% of power reduction is shown.

The second main trend of points, zoomed in Fig 2.9-c, are dominated by the solutions $12NA/0A/20T$. These solutions do not exceed 1.7% output errors while pushing forward the power consumption reduction. The last trend of solutions, that do not exceed the tolerable output error of 10%, is zoomed in Fig 2.9-d. These solutions are dominated by the $8NA/4A/20T$ with $BER_{ax} = 10^{-3}$. These solutions provide less than 8.15% of output error while providing the more power consumption reduction.

To conclude this exploration, first we can state that the design space is huge, and designing an ONI that is be able to configure all of any configuration is unrealistic. Secondly, we highlighted that the different solutions can be grouped in four trends, almost no error (Fig 2.9-b), few errors (Fig 2.9-c), reasonable errors (Fig 2.9-d), and unacceptable errors. All trends are dominated by one or few optimal points, hence limiting the number of interesting solutions to embed in the ONIs. As already mentioned, we target to limit the complexity of the ONI and its management by only considering one low power communication scheme. Thus, the most relevant solution to provide the highest power savings is $8NA/4A/20T$ with $BER_{ax} = 10^{-3}$ which provide a reasonable output error. Finally, regarding the distance of communication, the proposed solution of only considering two group of distance (i.e. Short/Long) provides efficient result compared to no distance management technique. Compared to the optimal solution induced by fully distance proportional links, our solution consumes only 12% additional power. However, it is important to notice that our ONI design is realistic as it requires only four laser powers, compared to [Sunny et al. 2020] for which the complexity linearly increases with both number of cores and number of BER levels.

### 3.4.3 Comparison with fine grain optical power tuning

As discussed in the previous section, fine grain tuning of the optical signal power, as proposed in [Sunny et al. 2020], allows reducing the laser power consumption. However, such approach leads to significant challenges related to the design of both analog and digital electronic circuits to control the lasers. In the following we compare our realistic solution with Lorax methodology [Sunny et al. 2020].

**Scalability comparison:** in [Sunny et al. 2020], the authors consider a given approximation level for each application. This implies that each driver is capable of targeting, for each destination, any BER from $10^{-12}$ to $10^{-2}$. Hence, for a N-cluster architecture, each driver is capable of emitting a signal at $11 \times (N - 1)$ different power levels (e.g. 165 levels per laser for 16 clus-
3. Distance Aware Approximate Nanophotonic Interconnect

ters). Since no hardware evaluation is carried out in [Sunny et al. 2020], we study their driver complexity assuming only two BER values of $10^{-12}$ and $10^{-3}$ for each destination, while still assuming that the optimal BER can be used. Results are provided in Fig. 2.10 for a number of clusters ranging from $2 \times 2$ to $16 \times 16$. As seen on the figure, the number of power levels for our architecture is constant (4 levels corresponding to $P_{Off}$, $P_H$, $P_M$ and $P_L$) while it linearly grows for Lorax despite the considered optimistic assumption. For instance, Lorax leads to 255 power levels for 128 clusters (1 level for $P_{Off}$ and two BER levels for each of the 127 destinations), which significantly increases the design complexity of the laser driver, as discussed in the following.

![Figure 2.10: Number of power levels per laser driver according to the network size for Lorax and the proposed method.](image)

**Laser Driver Design Complexity:** we now study the complexity of the CMOS drivers assuming an OOK modulation for both Lorax and our method. CMOS drivers are key components to deliver the right current to the on-chip lasers according to the selected optical power level. We designed multi-level laser drivers for our approach and Lorax assuming 16 clusters, as represented in Fig. 2.11. The drivers operate as follow: transistor $T_1$ drive a $I_{bias}$ current to maintain the laser near the threshold area and transistors driven by $E_{n_i}$ signals define the current in the laser emission area. In case communication is required or is predicted, Signal /Sleep is set to 1, allowing to start driving current and to prepare laser for emission. This allows reducing latency penalty occurring to switch on laser from a fully off state [Hosseinabadi & Ansari 2014, Chen & Joshi 2013]. In case no optical communication occurs or is predicted, Signal /Sleep is set to 0, thus leading to energy saving. Temporal penalty and optimization of driver sleep time [Lan et al. 2017] are out of the scope of this work but would lead to the same energy reduction for both Lorax and our method. Input signal D, which corresponds to the data to transmit, controls the laser emission through transistors $T_2$ and $T_3$. The number of transistors increases with the number of laser output powers and the $E_{n_i}$ are activated according to selected output power. As detailed in Tables of Fig. 2.11-c) and d), the more transistors driving current, the higher the laser output power. As a result, the driver for Lorax requires 34 transistors to generate the 31 laser power levels (15 destinations and 2 levels
per destination, and $P_{Off}$). Our approach requires 7 transistors to generated the 4 power levels (i.e. $P_H$, $P_M$, $P_L$ and $P_{Off}$), hence leading to $4.8\times$ reduction in transistor count.

![Diagram](image)

Figure 2.11: Laser drivers assuming 16 clusters for a) proposed approach (4 power levels corresponding to $P_{off}$, $P_H$, $P_M$ and $P_L$) and b) Lorax (31 power levels corresponding to $P_{off}$ and 15 destinations with 2 levels per destination). The combinations of inputs signals $En_i$ and the corresponding power level are given in tables c) and d).

Table 2.6 summarizes driver estimations on leakage current and footprint for our proposed method and Lorax. When targeting a 65nm technology node from STM and estimation methods from [Agrawal et al. 2014, Dave et al. 2013, Agrawal et al. 2015], the leakage current for our method is 15nA against 125nA for Lorax ($8\times$ reduction). Regarding the footprint estimations, Lorax driver requires 8.89mm$^2$, while our method only requires 0.25mm$^2$ ($35\times$ reduction).

<table>
<thead>
<tr>
<th>Number of Power Level</th>
<th>Transistor count</th>
<th>Leakage (nA)</th>
<th>Footprint (mm$^2$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Proposed method</td>
<td>4</td>
<td>15.65</td>
<td>0.253</td>
</tr>
<tr>
<td>Lorax [Sunny et al. 2020]</td>
<td>34</td>
<td>125.12</td>
<td>8.89</td>
</tr>
<tr>
<td>Lorax increase (×)</td>
<td>7.75</td>
<td>4.85</td>
<td>7.99</td>
</tr>
</tbody>
</table>

Table 2.6: Driver area estimations for a 16 cluster architecture

Input bits $En_i$ of the drivers are defined using a digital controller. The controller complexity directly depends on number of configurable laser power levels: while the 4-level driver used for our method requires a 2-input to 3-output controller, Lorax would require a 5-input to 30-output controller. In order to evaluate the area and power overhead, we designed the controllers at the RTL level using VHDL. The controllers were synthesized for a 65nm ST Microelectronics technology using Synopsys Design Compiler. We targeted a 1GHz frequency corresponding to core speed assumed in the previous experiment. Prime Time was used for power estimation. As seen Table 2.7, our method leads to controller with an area of 42µm$^2$, thus leading to a $10\times$
reduction compared to Lorax (445\(\mu\text{m}^2\)). Similar gain is observed for the power consumption: the method we propose leads a controller consuming a total of 28.58\(\mu\text{W}\) (leakage 3.25\(\mu\text{W}\) and dynamic power 25.33\(\mu\text{W}\)) compared to 290\(\mu\text{W}\) for Lorax.

<table>
<thead>
<tr>
<th>Power</th>
<th>Area</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dynamic Power ((\mu\text{W}))</td>
<td>Cell Leakage Power ((\mu\text{W}))</td>
</tr>
<tr>
<td>Proposed Method</td>
<td>25.33</td>
</tr>
<tr>
<td>Lorax [Sunny et al. 2020]</td>
<td>259.8</td>
</tr>
<tr>
<td>Gain</td>
<td>(10.2 \times )</td>
</tr>
</tbody>
</table>

Table 2.7: Driver controller synthesis results on 65nm STM technology node

Communication power analysis for a comprehensive comparison, we evaluate the total power consumption per laser for Lorax and our approach, assuming 16 clusters, BER of \(10^{-3}\) for approximate communications and 33\% laser efficiency [Chen et al. 2021]. Fig. 2.12 presents the power breakdown (controller and laser) according to the communication distance. Our approach leads to power consumption of 368\(\mu\text{W}\) and 882\(\mu\text{W}\) for short-range communications (hop count 1 to 5) and long-range (hop count 6 to 16) communications respectively. Regarding the power consumption for Lorax, it quadratically increases and leads to average power of i) 573\(\mu\text{W}\) for hop count 1 to 5 and ii) 873\(\mu\text{W}\) for hop count 6 to 16. Hence, our method allows reducing power by \(35\%\) for short range communications while leading to only \(2.5\%\) power overhead for long range communications. Interestingly, our approach is more energy efficient for the longest communication range (hop count 12 to 15 in the figure). The significant gains obtained for short range communications are possible due to the lower static power of the driver controller. The slight power overhead for long-range communication is acceptable considering the \(10\times\) reduction in the area footprint: while the drivers for Lorax would occupy a total area of 8.89\(mm^2\) for the studied 16 clusters architecture, our approach would take an area of 0.25\(mm^2\).

3.5 Conclusion and perspectives

We proposed a method to design scalable approximate nanophotonic interconnects. Our approach aims at improving the interconnect energy efficiency by adapting the transmission robustness to the application requirements. To save energy we proposed to use for error-tolerant data communications with bits truncation and approximation, by lowering power signals. We classified communications according to the transmission losses, thus leading to short-range and long range communications. To minimize the number of laser power levels, we also proposed a method allowing to use a same power for both accurate short-range and approximate long-range communications. The method requires only minor modification of the interconnects interface and is scalable due to the reduced number of power levels. We have evaluated the impact of various combinations of truncation and approximation on the output error of benchmark applications, namely Blackscholes, Canneal, Fluidanimate and Streamcluster. Results show that applications such Streamcluster are the best candidates to use approximation in the nanophotonic interconnect since they are error-resilient and they involve numerous floating-point data.
Our method leads to 53% power reduction for an acceptable 8% output errors. Compared to state of the art method involving fine grain laser power tuning, we obtain a 35% power reduction for short-range communication. We also demonstrate $35 \times$ and $10 \times$ reductions in the laser driver and laser controller sizes respectively. Finally, we shown the opportunities to extend this work to off-chip lasers and to task mapping optimization, with the aim to take benefits from the significant energy saving available for short-range communications.

This study also demonstrates the poor scalability of methods involving fine grain tuning of laser powers. It also validates the effectiveness of our approach to maintain the driver complexity low while reaching high level of energy efficiency, especially for short-range and very long-range communications. This opens new research perspectives related to i) short-term deployment of approximate nanophotonic interconnects with mature optical devices and ii) smart mapping of tasks to maximize the utilization of most energy efficient links.

i) Off-chip laser

Our work focuses on on-chip lasers, which are disruptive but promising technologies for large scale integration of light sources on a chip. However, as off-chip laser is more realistic approach at current development of optical chip laser [Thonnart et al. 2020] we will investigate the deployment of our approach to off-chip laser-based interconnects. A key challenge with off-chip lasers would be to adapt the power level according to the communication needs, as off-chip lasers cannot be dedicated to each IP and are generally shared among them. Usually, the power is configured to satisfy any transmission requirements, hence leading to worst case scenario and significant waste of energy. Approaches involving on-chip optical amplifiers such as [Thakkar et al. 2016], or method adapting the power regarding the number of active paths in a tree-based optical NoC [Zhou & Kodi 2013], could be used to adapt the output power according to the requirement but would significantly increase the design complexity. Furthermore, approaches involving off-chip lasers necessary require dedicated modulators, while direct modulation could be achieved using on-chip lasers. In this work, our goal is to evaluate
the potential of a prospective architecture to maximize the energy efficiency while keeping the design realistic. To apply the proposed method in the context of off-chip lasers, a straightforward solution would be to consider spatial division multiplexing by using multiple SWMR links per core. Each SWMR would then have the ability to transmit signals at a given power level ($P_H$, $P_M$ and $P_L$) to a specific set of receivers (e.g. SWMR with $P_L$ would reach only receivers part of short-range communications). This would lead to three sets of off-chip laser(s) dedicated to i) approximate / short range communications only (SWMR with $P_L$), ii) accurate / long range communications (SWMR with $P_H$) and iii) both approximate / long range and accurate / short range communications (SWMR with $P_M$). Switching ON or OFF the lasers would be achieved at software level, depending on the executed application. Such approach would ideally complement existing solutions that enable to use only a set of wavelengths to communicate [Narayan et al. 2021] and that could be easily extended to transmitted truncated data. Obviously, such solutions would lead to significant overhead in the design of the photonics chips (number of lasers and layout) as well as on the electronics, which will have to be evaluated.

ii) Task mapping optimization

Optimizing the task mapping in manycore architectures has been thoroughly studied in the context of electrical NoCs [Wu et al. 2017, Wang et al. 2020b, Yang et al. 2019], hybrid electrical-wireless NoCs [Choi et al. 2018] and optical NoCs [Wang & Cheng 2019]. Since the purpose of existing approaches is mainly to minimize the communication costs, they could be adapted to efficiently use the laser power levels available in our architectures. For instance, it would be possible to prioritize very long-range communications in case $P_H$ is used, which can be obtained by optimizing at system level metrics such pJ/bit/mm. Task mapping will also allow to evaluate the efficiency of the approach when extended to larger set of communication ranges and when applied to application specific domain. For this purpose, Convolutional Neural Networks (CNNs) are particularly interesting candidates as communication volumes and data accuracy requirement strongly change between the CNN layers.

3.6 Research dissemination

The works presented in this section have been disseminated in [IJ1], [IC5], [IT1], [IT2], [IT3].
Chapter 3

Fault- and Error-tolerant architectures

Contents

1 Introduction .................................................. 49

2 Minimizing the impact of permanent errors in NoC ............. 50
   2.1 Context of the work ..................................... 50
   2.2 Related work .............................................. 51
   2.3 Shuffling bit to minimize errors for error resilient applications ............... 52
   2.4 Evaluation of the method .................................. 57
   2.5 Conclusion and perspectives .............................. 62
   2.6 Research dissemination ................................. 63

3 Timing errors in Dynamic Voltage and Frequency Scaling architectures 64
   3.1 Tolerating error for energy improvement in Near Threshold Computing .. 64
   3.2 Timing error detections for adaptive over-/under-clocking ................. 70
   3.3 Conclusions and perspectives ............................. 77
   3.4 Research dissemination .................................... 77

1 Introduction

Approaching the limit of CMOS scaling makes devices become increasingly unlikely to be fully functional due to various sources of faults [Srinivasan et al. 2004], especially in harsh environment such as in space [Sec 2016]. This sensitivity is further increased with DVFS that became the prominent way to reduce the energy consumption in digital systems. Indeed, effect of scaling coupled with variability issues make highly pipelined systems more vulnerable to timing errors [Stott et al. 2013]. This call to provide fault tolerant techniques to enhance robustness or to limit fault impacts on error resilient applications, e.g. neural networks or approximate computing [Torres-Huitzil & Girau 2017].

This section addresses the two following contributions:

• In section 2 we explore the fault tolerance of electrical Network-on-Chip by using mitigation techniques to reduce permanent errors instead of correcting them.

• In section 3 we propose voltage over-scaling based approximate operators for applications that can tolerate errors, and we present a Dynamic Speculation Window in double-sampling for timing error detection and correction in FPGAs.
2 Minimizing the impact of permanent errors in NoC

2.1 Context of the work

Since several decades, technology improvements and transistor shrinking enabled high transistor density per chip according to the Moore’s Law [Schaller 1997], reaching today billions of transistors per chip. The integration of many resources on a single chip gave birth to System on Chip (SoC). While frequencies and chip density met the power limit, performance increase has been reached by adding more cores on the chip. Nowadays, SoC includes a large number of cores, memories and hardware accelerators. However, the increase in number of cores induced more and more data transfers. As a result, conventional communication means, such as buses and point-to-point links, cannot ensure efficient communication. To address this gap, NoC appeared as a scalable solution to manage communications between a large number of cores [Xu et al. 2005], such as in ACAP Xilinx devices [Swarbrick et al. 2019] and Kalray MPPA-256 Bostan manycore processor [Dinechin & Graillat 2017].

Meanwhile, technology scaling and transistor density increase enabled voltage reduction. As a result, the intrinsic failure rate of electronics is increased [Srinivasan et al. 2004] while the transistor size reaches 10 nm and below [Bohr 2018]. In this technology era, NoCs became more sensitive to permanent faults, which affect their functionality. Manufacturing defects are the cause of more and more permanent hardware failures due to the engraving thinness affecting the device reliability [Dubrova 2013]. During system lifetime, aging defects [Kundu & Chattopadhyay 2014], like electromigration, Negative-Bias Temperature Instability (NBTI), Hot Carrier Injection (HCI) and Time-Dependent Dielectric Breakdown (TDDB), become additional permanent failure sources on devices. Furthermore, radiations present in high altitude and space are an additional source of permanent faults due to high-energy alpha particles and neutrons destructive hits [Sec 2016]. Manufacturing and aging defects are well know to induce permanent hard errors, e.g., radiations can induce permanent damages due to particle strikes [Mut 2016] [Sexton 2003], such as Single-Event latch-up (SEL), Single-Event Burnout (SEB), Single Event Snap Back (SES), Single Event Hard Errors (SEHEs), Single Event Gate Ruptures (SEGRs) or Single Event Dielectric Ruptures (SEDRs). In addition, Total Ionizing Dose (TID) effect increases the sensibility of the transistors to these external effects [Duzellier et al. 2002]. The accumulation of these events leads to multiple, adjacent or not, permanent faults in a same data word [Rusu 2010]. In particularly, electromigration leads to bridging between adjacent wires [Yu & Ampadu 2011] causing adjacent permanent errors. These fault types are generally modeled by the stuck-at fault model in the literature [Dally & Towles 2004]. Next, we will use the term Single Hard Errors (SHEs) for faults that impact only one bit and Multiple Hard Errors (MHEs) for faults impacting several adjacent bits.

To deal with permanent faults, fault tolerant techniques are commonly applied on the NoC [Radetzki et al. 2013, Werner et al. 2016, Khalil et al. 2019]. These techniques are generally split into three categories: i) detection, ii) diagnosis and iii) correction/mitigation of faults. This work focuses on the third category. Fault correction/mitigation techniques are usually based on i) mitigation through routing algorithms [Fu et al. 2014], ii) hardware reconfiguration through spare resources or default backup path [Werner et al. 2016], iii) correction through circuit replication [Dubrova 2013] and iv) information redundancy [Liva et al. 2016].
Although the aforementioned approaches are efficient for single permanent fault, they are less adequate for multiple permanent faults. They introduce high costs, in terms of latency, area and power consumption, while their mitigation capabilities are limited, as discussed in Section 2.2.

2.2 Related work

Initially, we present the fault tolerant techniques for NoCs mitigation/correction, which can be grouped into four sub-categories, described in the following paragraphs. Then, we present similar approaches applied in other domains than dealing with faults in NoCs.

Routing algorithms avoid faulty paths or faulty regions in NoCs [Fu et al. 2014]. For instance, only the remaining healthy resources of NoCs are used during transmission [Chen et al. 2019]. The most fault tolerant are adaptive routing algorithms which are generally table-based [Chen et al. 2019] or logic-based [Jain et al. 2019], including rules to avoid congestion and deadlock during packet transmissions. Other hand, semi-adaptive routing algorithms are generally based on deterministic deadlock-free routing algorithms [Khichar et al. 2017], reducing hardware costs and performances, i.e. handled fault number. Therefore, the hardware cost drastically increases with the size of the NoCs. Using routing algorithms can be efficient, as long as the number of faults is limited. Otherwise, the latency may become higher than the acceptable limit, and thus, some Intellectual Propertyys (IPs) become unreachable. Hence, this solution is less suitable for large NoCs and multiple faults.

Reconfiguration replaces a faulty element of the NoC by using spare resources at different levels [Chang et al. 2019, Mohammed et al. 2019]. As spare resources can be used only once, these techniques have large overhead in terms of area and power consumption, while they can tolerate few faults. Other reconfiguration approaches use default-backup paths to avoid data corruptions and packet re-transmissions [Ebrahimi et al. 2013]. Although default-backup paths have low area and power consumption, the latency drastically increases under multiple faults, due to the routing complexity. In the worst case, several IPs become unreachable. Last, NoCs can be reconfigured in degraded mode, using only the remaining healthy resources [Chen et al. 2019]. Although this method handles permanent faults with lower hardware costs, the latency, throughput and the network congestion increase. Moreover, some IPs become unreachable due to the removal of faulty resources.

Circuit replication, called N-Modular Redundancy, replicates N times, fully or partially, the architecture and votes the replicated outputs. The most popular approach is Triple Modular Redundancy (TMR) [Dubrova 2013], where a module is replicated three times. Several works focus on reducing hardware costs. In [Mukherjee & Dhar 2019], the last level gates of the replicated modules are designed with a triple transistor logic, which acts as a voter circuit, and thus, replaces the voter. In [Balasubramanian & Naayagi 2017], redundant logic is added in the isolated combinational circuits, avoiding the replication of the entire modules. In these techniques, multiple faults are masked if they occur in the same module. However, if more than one module is affected, the voter cannot correct the output. The area and power consumption overhead remains significantly high, e.g., more than three times for TMR.

Information redundancy inserts additional bits inside messages using ECCs. The most commonly used coding scheme for NoC is the extended Hamming code, which can detect two faulty bits and correct only one. Despite the increase of the bus size of the complete NoC, Hamming
code is efficient for correcting single faults [Liva et al. 2016]. The number of correctable bits can be increased by encoding the message on two dimensions [Satya Sai Lakshmi et al. 2020] or on several interleaved ECCs [Yu & Ampadu 2008]. However, using ECCs to correct more than one faulty bit dramatically increases the area and the power overheads [Sánchez-Macián et al. 2014] due to the necessary increasing of the flit size, leading to almost duplicating or triplicating the size of the flits [Satya Sai Lakshmi et al. 2020, Yu & Ampadu 2008]. As a result, the application of multiple ECCs are limited against multiple faults.

Last, but not least, recently a fifth categories emerges; the use of approximate computing for fault mitigation, already proposed in energy-efficient and high-performance communications [Reza & Ampadu 2019]. Such approximated approaches have been proposed in other research fields and apply a similar idea of transferring the impact of faults towards LSBs. In telecommunication, bit-shuffling methods, called *interleaving*, manage adjacent errors by spreading the errors across several packets. However, they are limited to serial transmissions [Shi et al. 2004]. As in NoCs data are forwarded through buses, permanent faults impact every flit that crosses a faulty bus or router. Since faults always appear in the same positions in each flit, the application of interleaving methods is less appropriate. In memory, bit-shuffling methods, called *scrambling*, are used to prevent memories from faults and increase their lifetime [Han et al. 2017]. Some works have been proposed in the NoC-based fault tolerant field, which are based on approximate communication. In [Najafi et al. 2019], an approach statically changes the assignment of lines in data-path bus, by placing the MSBs on the borders of the bus, to attenuate the electromagnetic influences between neighbored lines. Contrary to our method, the assignment of lines cannot be modified during execution, and thus, external effects and manufacturing defects cannot be addressed by this technique. In [Wang et al. 2020a], a multi-plane NoC is proposed to increase performance using a second buffer-less network, where approximate packets can be dropped during the message forwarding, in order to avoid congestion, while the main network ensures a 100% accuracy in packet transmissions. This method needs two parallel networks to operate, which increases drastically the hardware costs compared to the proposed method.

Contrary to the aforementioned approaches, our work efficiently addresses the mitigation of multiple permanent faults for data transferred through the NoC, based on a low overhead hardware mechanism.

### 2.3 Shuffling bit to minimize errors for error resilient applications

The Bit Shuffling meThod (BiSuT) approach mitigates multiple permanent faults, which can occur in NoC, and especially on the data-path part of the interconnect. We consider faults that can be located in i) the interconnections between routers, or ii) the buffers and the crossbar within each router. Due to nano-scale technologies and power scaling, devices and components become more susceptible to multiple permanent faults [Mut 2016]. As buffers and crossbar are the biggest components of a router [DeOrio et al. 2012], they have higher probability of accumulating faults due to radiation effects, manufacturing defects or other intrinsic failures. For the same reasons, interconnections are often impacted by permanent faults, usually stuck-at, short or bridge faults [Dally & Towles 2004], addressed similarly by the proposed method.

For this work, we assume that the positions of the faults are provided by methods such
2. Minimizing the impact of permanent errors in NoC

Figure 3.1: Message formatting: Packets, flits and subflits, and associated notations.

as Built-In Self-Test (BIST) techniques [Mohammed et al. 2019], which diagnose faults in interconnections and routers using Test Pattern Generator (TPG) and Output Response Analyzer (ORA) blocks. In these techniques, TPGs send test packets through the NoC, while ORAs analyze the received packets to identify if faults occurred between these two blocks, providing their positions and the fault type. Further details can be found in [Bhowmik et al. 2019]. Other techniques available in the literature can be used to diagnose the permanent faults in a NoC [Xiang et al. 2016]. As these techniques are largely studied in the literature, they are not detailed in this work.

As the objective of the proposed approach is to reduce the impact of multiple faults, instead of correcting them, the targeted domains concern error resilient applications used in approximate computing and communication fields, i.e. applications that can tolerate errors until a certain level, such as image processing and machine learning [Ahmed et al. 2018].

2.3.1 Principle

We consider classic NoC routing messages of $S_{msg}$ bits. Fig. 3.1 illustrates the organization of such a message into packets and flits. A message is decomposed into $N_P$ packets of $S_{pck}$ payload bits, each packet contains $N_F$ flits of $S_F$ data bits and includes a header flit for the control of routing. As depicted in Fig. 3.1, we further decompose each flit into $N_{SF}$ SubFlits (SFs) of $S_{SF}$ bit size to enable the proposed bit-shuffling technique.

The BiSuT applies shuffle and de-shuffle functions that switch, at run-time, two or more Sub-Flits (SFs) within the same flit, in order to transfer the impact of errors on LSBs. Fig. 3.2 illustrates the principles of our approach. In this example we consider flits crossing a faulty router from north to south, as shows the purple arrow of Fig. 3.2-(a). For simplification reasons, the illustration example considers a single buffer, but BiSuT is also applicable with virtual channels. The example focuses on payload flits, while header flits are discussed in Section 2.3.3.

As depicted in Fig 3.2-(b), we consider $S_F = 8$ bits and a $SF$ size equal to $S_{SF} = 2$. Therefore,
the number of SFs ($N_{SF}$) in a flit is equal to $N_{SF} = 4$ ($SF_0$ to $SF_3$). When no fault occurs, shuffle and de-shuffle functions are disabled and flits cross the NoC router without modification.

Let consider now that two permanent faults occur in the input buffer, affecting the MSBs, i.e., bits 7 and 6 of all incoming flits. The right part of the Fig 3.2-(b) illustrates the crossing of packets without any modification in the flit. The bits 6 and 7 of the two payload flits are affected, leading to errors within the range $\{0, \pm 64, \pm 128, \pm 192\}$, depending on the initial value of the affected bits. The left part of the Fig 3.2-(b) illustrates the proposed bit-shuffling method. The bit-shuffling technique is enabled in the input ports of the router. Then, before crossing the faulty path, the SFs are re-organized by swapping LSBs and MSBs of data bits to allocate MSBs at non-faulty hardware path, i.e. $SF_0$ and $SF_3$ are swapped inside each flit. Hence, the impact of the faults is reduced to the range $\{0, \pm 1, \pm 2, \pm 3\}$, depending on the values of the LSBs. Before the flit leaves the router, the SFs are brought to their initial position, and the flit is sent to the output port.

2.3.2 BiSuT implementation

To implement the proposed BiSuT, a NoC router is extended with extra hardware blocks, i.e., Shuffler (S) and De-shuffler (D) blocks. The goal of the shuffler block is to re-organize the SFs with the objective of minimizing the impact of the faults. The goal of the de-shuffler block is to bring back the initial order of the SFs. To deal with the targeted faults, BiSuT is applied i) between two routers, to mitigate errors on the interconnection bus, and ii) between the input and output ports, to mitigate errors inside the router. To achieve that, the aforementioned paths integrate S and D hardware blocks, as depicted in Fig. 3.2-(a). As flits are shuffled when they cross the router, the routing controller (CTRL) needs to re-organize the header of the current
2. Minimizing the impact of permanent errors in NoC

The S and D blocks have similar hardware architecture, presented in Fig. 3.3. It is composed of \( N_{SF} \) multiplexers of \( N_{SF} \) \( S_{SF} \)-bit inputs to one \( S_{SF} \)-bit output and registers, which contain the configuration of the multiplexers. The only difference between S and D blocks is the value of the registers, which configures the multiplexers. These values are named \( S\_\text{registers} \) and \( D\_\text{registers} \) for a S and D block, respectively.

2.3.3 Header and sensible data protection

Header flits contain control information, in particular for packet routing. Hence, errors cannot be tolerated in these flits. To handle that, the proposed approach is extended as follows: For NoCs using large data buses (i.e., 64 bits), header flits usually include several unused bits, which are placed on the LSBs. For example, for an architecture with 256 cores, i.e., 16 \( \times \) 16 mesh, and packet size equal to 32 flits, the header contains 8 bits for source core, 8 bits for destination core, and 4 bits for packet size. When faults occur on MSBs, the method transfers the faults on the unused SFs, removing any errors.

However, header flits with small data buses (i.e., 32 bits) do not usually include enough unused bits. To address this, we distribute the header flit information into 2 flits, in order to artificially insert unused bits by duplicating flits. Hence, half of the new header flits can be used to tolerate errors, with a small impact on the NoC latency, i.e., adding a single flit in a packet. The same technique is used for sensible data, for example for instructions, with a reduced overhead.

Notice that, today’s NoC are typically based on large buses. Hence, the distribution on two flits of headers is a solution that requires to be applied only when the shuffling technique cannot guarantee protection of the header bits.

2.3.4 Data flit organization

To efficiently protect the communication with the BiSuT, packet organization must be considered. The implementation of the BiSuT must take into account the data size \( (S_{data}) \) and the...
flit size ($S_F$) to organize the flits inside the Network Interfaces (NIs) of the NoC. For sake of clarity, we define: i) Most Significant Sub-flit (MSS) as the SF including the MSB of the flit, and ii) Least Significant Sub-flit (LSS) as the SF including the LSB of the flit. Up to now we have considered only one data size type per flit and data-bus width equal to a power of 2. However, when considering different data sizes, three cases can occur, as illustrated in Fig. 3.4:

Figure 3.4: Flit organization of 32-bit flit for different data sizes.

a) $S_{data} = S_F$, this is the straightforward case: the data are placed inside the flits without any re-organization, as show in Fig. 3.4-a. The LSBs of the data are placed at the LSSs, and the MSBs of the data are placed at the MSSs.

b) $S_{data} < S_F$, more than one data is sent in one flit. Hence, the data are interleaved within the flit, as shown in Fig. 3.4-b: the MSBs of the data are grouped inside the MSSs, and the LSBs of the data are placed at the LSSs.

c) $S_{data} > S_F$, a data is sent on several flits. The LSBs and MSBs of the data are equally distributed at the flits, as illustrated in Fig. 3.4-c. In this way, all produced flits contain a part of the MSBs and LSBs of the data.

With these re-organizations, the MSSs always hold the important data, compared to the LSSs, making efficient the bit-shuffling method, even when the data-path is impacted by multiple permanent faults. Moreover, packet organization is always included in classic NoC with the help of packetization and de-packetization blocks through the NI, which is the link between an IP core and its router. Then, we only need to insert two additional blocks, called merger and de-merger blocks, that re-organize the data inside flits. As a result, the proposed method does not require high extra hardware.
2. Minimizing the impact of permanent errors in NoC

2.4 Evaluation of the method

In [IJ2] we achieved a comprehensive study of our method by exploring its efficiency at flit-level, regarding data and header protections, at NoC-scale, as well as at application-level with Image Processing and Data Mining Applications. In the following, for sake of conciseness we focus at application-level with an image recognition application based CNN.

2.4.1 Application-level evaluation

The considered application is a Convolutional Neural Network (CNN) developed with Keras API [Gulli & Pal 2017] for image recognizing using Cifar10 [Krizhevsky et al. 2009] database. The Cifar10 database is composed of 60,000 32 × 32 colored images split into 10 classes. 50,000 of these images are used as training data for the CNN learning and the remaining 10,000 images are used to test the CNN and quantify the accuracy of the classification. Note that, the term epoch refers to how many times the training base is used during the learning phase. Theoretically, the validation accuracy is up to 75% for 25 epochs and up to 79% for 50 epochs.

For our experiments, we consider a fault free training phase with 50 epochs to obtain a theoretical validation accuracy of 79%. As shown in Fig. 3.5, each image of the database, used to test the CNN accuracy, is normalized into 16-bit floating-point format and packetized into 32-bit flits, following the approach presented in Section 2.3.4. Fault injection is performed on those flits to simulate the faulty NoC communications. The images are sent to the CNN to compute the approximated classification. The accuracy of the CNN is computed by comparing the approximated classification with the reference, which is computed with free-fault test database. We perform an exhaustive exploration by injecting a MHE to all possible bit positions. We perform a bit-flip on the impacted data to avoid any fault masking, for all elements composing the NoC data-path. We repeat these experiments for MHE sizes equal to 1, 2 and 3 faulty bits considering all possible positions of the fault. The classification accuracy of the BiSuT is compared with the accuracy obtained with Hamming code and the accuracy of unprotected flits. Simulations are implemented in Python 3.6.8 with the help of the Keras and TensorFlow APIs.

![Figure 3.5: Representation of the fault injection in the Keras Convolutional Neural Network (CNN) benchmark.](image)

Fig. 3.6 shows the classification accuracy, i.e., the percentage of correct classification, according to the position of the first faulty bit of the MHE fault.

In Fig. 3.6-a, the fault has a size of one bit. We observe that when the flits are unprotected, the classification accuracy is affected when bits with a position higher than 9 are impacted by the fault. The accuracy can drop to 10%, when MSB are affected. When BiSuT is applied, the class determination accuracy stays at around 79%, which is the theoretical maximum value that
we can obtain with this CNN. Regarding the Hamming code, the results are similar to BiSuT, since a single bit is faulty, and thus, it can be corrected, providing the maximum theoretical accuracy.

In Fig. 3.6-b, the fault has a size of two bits. Similar to the previous experiment, the accuracy starts to decrease when the bit in position 9 is affected by the fault, i.e., the first faulty bit is the bit number 8, as the burst fault has a size of two bits. Moreover, the classification accuracy for unprotected flits and flits protected with hamming code have similar behavior. On the contrary, when the flits are protected with BiSuT, the accuracy remains at 79% regardless the position of the fault.

Fig. 3.6-c shows the results when the fault has a size of three bits. The behavior is similar to Fig. 3.6-b, except that the accuracy starts to degrade when the first faulty bit is in position 7, since the fault has a size of three bits. Moreover, since a 3-bit fault is considered, the Hamming code is unable to detect the fault. In addition, it can even perform wrong correction, which explains why the classification accuracy with Hamming code is sometimes worst even than the accuracy of the unprotected flits. Nevertheless, BiSuT offers a maximum theoretical accuracy even under a 3-bit fault.

To conclude, BiSuT is more efficient than Hamming code when more than one bit are affected in the incoming flits. Our method maintains the classification accuracy at the maximum theoretical value, when a large number of bits are faulty. On the contrary, conventional methods, such as Hamming code, are not able to preserve the performances. Furthermore, the class determination of the presented CNN is degraded when the bit number 9 is affected by the fault. This means that BiSuT can theoretically handle up to 9 faulty bits by positioning the faults to bits at positions 0 up to 8.

2.4.2 Hardware-level evaluation

In this section, we evaluate the hardware cost of the BiSuT in terms of area cost, power consumption and latency. The shuffler and de-shuffler blocks and the merger and de-merger blocks are synthesized on 28 nm FDSOI technology through a High Level Synthesis (HLS) tools of Mentor Graphic by targeting a clock frequency of 1 GHz. As comparison, we also synthesized an extended Hamming code checker, which is typically used inside NoC routers.
2. Minimizing the impact of permanent errors in NoC

<table>
<thead>
<tr>
<th>Flit size</th>
<th>Hamming Encoder</th>
<th>Hamming Checker</th>
<th>Hamming Decoder</th>
<th>8 x 8 NoC CONNECT</th>
<th>Overhead</th>
</tr>
</thead>
<tbody>
<tr>
<td>SF</td>
<td>Area (µm²)</td>
<td>Power (mW)</td>
<td>CP (ns)</td>
<td>Area (µm²)</td>
<td>Power (mW)</td>
</tr>
<tr>
<td>32</td>
<td>205</td>
<td>0.26</td>
<td>0.32</td>
<td>519</td>
<td>0.66</td>
</tr>
<tr>
<td>(39 bits bus size)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>64</td>
<td>393</td>
<td>0.5</td>
<td>0.32</td>
<td>1,318</td>
<td>1.7</td>
</tr>
<tr>
<td>(72 bits bus size)</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 3.1: Hamming costs and overhead for a 8 x 8 NoC CONNECT [Papamichael & Hoe 2012].

<table>
<thead>
<tr>
<th>Flit size</th>
<th>Sub flit size</th>
<th>Shuffler/De-shuffler block</th>
<th>8 x 8 NoC CONNECT</th>
<th>BiSuT overhead</th>
</tr>
</thead>
<tbody>
<tr>
<td>SF</td>
<td>SSF (bits)</td>
<td>Area (µm²)</td>
<td>Power (mW)</td>
<td>CP (ns)</td>
</tr>
<tr>
<td>32</td>
<td>4</td>
<td>355</td>
<td>0.23</td>
<td>0.25</td>
</tr>
<tr>
<td>(32 bits bus size)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>64</td>
<td>8</td>
<td>188</td>
<td>0.21</td>
<td>0.29</td>
</tr>
<tr>
<td>(64 bits bus size)</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 3.2: BiSuT costs and overhead for a 8 x 8 NoC CONNECT [Papamichael & Hoe 2012].

Shuffler and De-shuffler Blocks Table 3.1 and Table 3.2 show the area, the power, and the critical path, respectively for the Hamming technique and our BiSuT method for 32 and 64 data bits. For the Hamming method we performed the evaluation on the encoder, decoder and checker blocks, which are respectively located between the NIs and the routers and within the routers.

As the placement of the blocks of Hamming is not homogeneous in a NoC, and for a fair comparison of the area and power overhead, we performed the comparison between the two techniques on a 8 x 8 NoC. In this latter, the use of the Hamming technique requires the integration of 64 encoders, 64 decoders, and 288 checkers, which bring the main overheads. For this NoC-scale evaluation, we considered the state-of-the-art CONNECT router [Papamichael & Hoe 2012] based on a 5-ports router, with four virtual channels of 8-flit depth, and a round-robin arbitration. Table 3.2 provides the area and power cost of this NoC, considering 28 nm FDSOI technology. For 32-bits flit, the NoC requires 2,872,847 µm² area and consumes 2,556.99 mW. It has to be noticed that the Hamming method increases the size of the bus as indicated in the Table 3.1. For instance, for subflit of 32 bits, the Hamming technique requires 7 extra bits, hence increasing the size of the bus and buffers to 39 bits. It results an in the area and the power up to 3, 394, 926 µm² and 3, 093.98 mW, respectively.

Regarding the cost of the techniques, for 32-bit flits with 4-bit subflits, the area of one S or D block is only 355.00 µm² and it consumes 0.233 mW. The Hamming checker requires more area and power than the BiSuT, e.g., for 32-bits, it requires 519.00 µm² and consumes 0.663 mW, while it is able to correct only a single error. At the NoC-scale, the BiSuT induces an overhead on area of 22.3% and on power of 16.8%. Compared to Hamming method, this represents a reduction of 9% and 41%, respectively for the area and power overheads, and for a better robustness on fault tolerance. Regarding the BiSuT, we observe that more area is required for smaller subflit, due to the higher number of multiplexers (a smaller SSF means a higher NSF). For instance, for 32-bit flits with 8-bit subflits, the proposed method only add an area overhead of 11.8% and 14.8% on power, which represents a reduction of 2 x on area and 1.9x on power.
comparing to Hamming. Overall, if the flit size increases, the area and power for the S and D blocks also increase, however, they remain smaller compared to the Hamming implementation.

For a configuration with 64-bit flits with 4-bit subflits, the area cost of our method is higher than the area cost of the Hamming code. However, this configuration is a fine grain error mitigation, which is often not required by the application, whereas it mitigates a high number of faults. Despite the area overhead in this case, the hardware gains of the proposed method, compared to the Hamming code, increase drastically when the subflit size increases or when the flit size increases. Moreover, we observe that the critical path of BiSuT is lower than the critical path of the Hamming checker and decoder, regardless the subflit size. For example, if we consider a 32-bit flit with a 4-bit subflit, the critical path is only 0.25 ns for the S and D blocks against 0.69 ns for the Hamming checker, hence not limiting the frequency of the NoC. The Hamming encoder has a lower critical path, but the worst critical paths of the checker and decoders will limit the whole architecture.

**Merger and De-merger Blocks**  The Table 3.3 shows the area, the power and the critical path overheads, which are induced by the merger/de-merger blocks and the header distribution over two flits, when they are implemented in a packetization/de-packetization blocks. For 32-bit flits with 4-bit subflits, the area of the packetization block, which is a part of the NI, is around 7.073 $\mu$m$^2$ and consumes 7.035 mW. When a merger block is used to organize the data in the flits at the subflit level (M-Packetization) and one shuffler block to apply BiSuT between the NI and the router, we observe an overhead of 5.7% for the area, and of 3.3% for the power consumption. The critical path remains at 1 ns in all cases. When the header distribution on two flits is applied (M/D-packetization), the overhead is increased to 6.0%, for the area, and 3.5%, for the power consumption. The latency is proportional to the distance to reach the destination and the packet size. Then, the addition of one flit due to the header distribution has a small impact on system latency. From the obtained results, we observe that the overhead, introduced by header distribution, is low.

<table>
<thead>
<tr>
<th>Flit size (SF)</th>
<th>Sub flit size (SSF)</th>
<th>Packetization Hardware Costs</th>
<th>M-Packetization Overhead</th>
<th>M/D-Packetization Overhead</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>Area (µm$^2$)</td>
<td>Power (mW)</td>
<td>CP (ns)</td>
</tr>
<tr>
<td>32</td>
<td>4</td>
<td>7.073</td>
<td>7.04</td>
<td>1</td>
</tr>
<tr>
<td>64</td>
<td>8</td>
<td>7.423</td>
<td>6.5</td>
<td>1</td>
</tr>
</tbody>
</table>

Table 3.3: Packetization overhead with merger blocks and with 2-flit header distribution capabilities.

These results concern only the packetization and de-packetization blocks, being relatively small compared to the NoC and the entire NI. The Table 3.4 displays similar results for the de-packetization blocks.

**Global Comparison of the Hardware Costs** Fig. 3.7 shows the global overhead for a $8 \times 8$ NoC when the BiSuT is used with the merger and de-merger blocks at the NI and the header distribution process. For that, we consider that each router and interconnection are protected with the BiSuT. Moreover, the header distribution and the merger/de-merger blocks for data
2. Minimizing the impact of permanent errors in NoC

<table>
<thead>
<tr>
<th>Flit size SF (bits)</th>
<th>Sub flit size SSF (bits)</th>
<th>De-packetization Hardware Costs Area (µm²)</th>
<th>Power (mW)</th>
<th>CP (ns)</th>
<th>M-De-Packetization Overhead Area (%)</th>
<th>Power (%)</th>
<th>CP (%)</th>
<th>M/D-De-Packetization Overhead Area (%)</th>
<th>Power (%)</th>
<th>CP (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>32</td>
<td>4</td>
<td>4,374</td>
<td>3.83</td>
<td>1</td>
<td>12.1</td>
<td>1.2</td>
<td>0</td>
<td>13.1</td>
<td>11.9</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>6,928</td>
<td>6.18</td>
<td>1</td>
<td>11.3</td>
<td>12.5</td>
<td>0</td>
<td>13.6</td>
<td>11.9</td>
<td>0</td>
</tr>
</tbody>
</table>

Table 3.4: De-packetization overhead with merger blocks and with 2-flit header distribution capabilities.

size management are added to the NI. For the comparison with Hamming (H), we consider that each router and interconnection are enhanced with the Hamming code.

Results displayed in Fig. 3.7 show that the global overhead of the proposed method depends of the flit size and subflit size. For example, for 32-bit flits with 4-bit subflits, the overhead of the BiSuT is of 18.8% for the area and 14.0% for the power consumption, against 18.2% and 21.0% for the Hamming code. We observe in Fig. 3.7 that the area overhead is correlated with the subflit number that composes the flit. For example, with 8 subflits the costs are similar to the Hamming code, while they are superior with 16 subflits and lower with 4 subflits. However, we note that the power consumption is particularly reduced with the use of the BiSuT. In general, the global overhead of the proposed method is equal or lower than the overhead of the Hamming code.

We show that the performance of the NoC is not impacted by the combinatory blocks used to shuffle and merge the flits. The critical path with the proposed method stays approximately the same as the routing logic, contrary to the Hamming implementation. The proposed method ensures a limited impact on the frequency, with a few additional cycles for the bit-shuffling implementation. Moreover, the register computation is optimized to complete when no inversion is performed and this algorithm is executed only when a fault is detected. These optimizations limit the impact in terms of NoC performance. It has to be noticed that the lightweight configuration of the BiSuT (e.g. 32-bit flits with 8-bit subflits, and 64-bit flits with 8-bit subflits) outperforms the Hamming method on the protection of data as demonstrated in section 2.4, while fine grained mitigation configurations, such as 64-bit flits with 4-bit subflits, consume more area but for an incomparable mitigation efficiency.
2.5 Conclusion and perspectives

The presented technique allows multiple permanent faults to be mitigated through reorganization of the flits. Our proposal swaps bits to transfer permanent faults on LSBs keeping MSBs safe. The approach is extended with merger/de-merger blocks to ensure that MSBs of the data are always located on the MSBs of the flits and that the LSBs of the data are always located on the LSB of the flits. Furthermore, flit redundancy is inserted to handle critical data, such as headers. The comparison with an Hamming code shows that BiSuT is able to mitigate a large number of faults against a low hardware cost in terms of area and power consumption. Moreover, this method has small critical path and latency overhead.

We have extended this work by proposing a Region-based Bit-Shuffling Technique (R-BiSuT) applied at a coarse-grain level, that trades off fault mitigation efficiency to reduce further the hardware costs [IC2]. To achieve the R-BiSuT, the NoC is divided into regions, and the shuffling/de-shuffling technique is then applied at their borders. The obtained results show that the area and power overheads can be reduced by 31% and by 35%, respectively, with a small impact on the MSEs.

This study demonstrates a lightweight solution to handle multiple permanent errors in a NoC based heterogeneous architecture. It opens new research perspectives related to i) improvement of dynamic fault-tolerant routing protocols, and ii) handle process variability issues for emerging on-chip interconnects.

i) Latency improvement in faulty NoCs

As future works we will explore how the shuffling technique improve the latency in a faulty NoC. Routing algorithm is the key element to determine the path between a source and a destination in a NoC based architecture. Adaptive routing algorithms determine the data path with respect to fault location within the NoC. In the state of the art, faulty components are bypassed by using neighbor routers. These bypasses may become complex in presence of several faulty locations, as multiple bypasses may cause deadlocks. This can be solved by using rectangular bypass area encompassing the faulty routers or by using routing based on Virtual Channels (VCs) [Naghhib Jouybari & Mohammadi 2014, Khichar et al. 2017, Charif et al. 2020]. These adaptive algorithms increase the latency as bypasses are longer paths, or are area hungry due to VCs. The bit shuffling approach provide new routing paths within a faulty NoC. Indeed, an error-resilient data can cross faulty routers to maintain the packet latency similar to a fault-free NoC. Regarding sensitive data, flit duplication also allows them to cross the faulty zone, hence reducing the routing algorithm complexity, while maintaining the latency low.

ii) Handling process variability issues of nanophotonic links

In ONoCs, the conversion between electric to optical signals are done by using dedicated NIs. Due to architectural constraints, these NIs are shared between several cores, e.g. cluster of cores. Process-variations on MRs has been reported in a photonics platform [Orcutt et al. 2011] leading to 4.79nm of process-variation drift. Without countermeasure, this process-variation can lead to inoperative components, hence to a network bandwidth degradation. Methods have been proposed to compensate this problem by adding extra
Minimizing the impact of permanent errors in NoC

MRs to compensate faulty components leading to 90% of available bandwidth at the cost of double the MRs [Xu et al. 2012]. The resonant shift can also be tuned with temperature adjustment, but at the cost of 2.9mW/nm. Thus, associating ONoC with bit shuffling is an efficient lightweight solution to handle inoperative MR due to Process-variation for error-tolerant applications.

2.6 Research dissemination

The works presented in this section have been disseminated in [IJ2], [IC2], [IC3], [NC1], [NC2].
3 Timing errors in Dynamic Voltage and Frequency Scaling architectures

DVFS became the prominent way to reduce the energy consumption in digital systems by trading the performance of the system to an acceptable margin. Indeed, scaling down supply voltage effects in quadratic reduction in energy consumption of the system, but increase the propagation delay of the gates. Scaling techniques have evolved and been explored in greater extent over the time to unlock the opportunities of higher energy efficiency by operating the transistors near or below the threshold voltage [Kuroda et al. 1998, Le Sueur & Heiser 2010]. Effect of scaling coupled with variability issues make highly pipelined systems more vulnerable to timing errors [Stott et al. 2013], hence near-threshold computing is still seen as no go zone for conventional sub-nanometer designs.

In this section we present two main contributions:

1. Voltage over-scaling based approximate operators for applications that can tolerate errors. We explore the energy efficiency achievable versus the output errors by tuning transistor operating triad: combination of supply voltage, body-biasing scheme, and clock frequency.

2. Dynamic speculation window used in double sampling schemes for timing error detection and correction in pipelined logic paths. The proposed method employs online slack measurement and conventional shadow flipflop approach to adaptively overclock or underclock the design and also to detect and correct timing errors due to temperature and other variability effects.

3.1 Tolerating error for energy improvement in Near Threshold Computing

3.1.1 Context of the work

Error-resilient computing is an emerging trend in VLSI, in which accuracy of the computing can be traded to improve the energy efficiency and to lower the silicon footprint of the design [Han & Orshansky 2013]. Emerging classes of applications based on statistical and probabilistic algorithms used for video processing, image recognition, text and data mining, machine learning, have the inherent ability to tolerate hardware uncertainty. Such error-resilient applications that can live with errors, void the need for additional hardware to detect and correct errors. Also, error-resilient applications provide an opportunity to design approximate hardware to meet the computing needs with higher energy efficiency and tolerable accuracy loss. In error-resilient applications, approximations in computing can be introduced at different stages of computing and at varying granularity of the design. Using probabilistic techniques, computations can be classified as significant and non-significant at different design abstraction levels like algorithmic, architecture, and circuit levels.

3.1.2 Approximation in Arithmetic Operators

Approximations in arithmetic operators are broadly classified based on the level at which approximations are introduced [Han & Orshansky 2013]. This section reviews methods proposed
in the literature at physical and architectural levels.

In [Tziantzioulis et al. 2016], operators of a Functional Unit (FU) are characterized by analyzing relationship between $V_{dd}$ scaling and BER (Bit Error Rate, ratio of faulty output bits over total output bits). Based on the characterization, for every FU in the pipeline, one more imprecise FU running at lower $V_{dd}$ is designed. According to the application’s need, selected set or all the FUs in the pipeline are accompanied by an imprecise counterpart in the design. Based on the user defined precision level, computations are performed either by precise or imprecise FU in the pipeline. Instead of duplicating every FU with an imprecise counterpart, a portion of the FU is replaced by imprecise or approximate design as discussed in [Han & Orshansky 2013]. For instance, least significant inputs can be processed by approximate operator and most significant inputs can be processed by accurate operator to increase the energy efficiency at the cost of acceptable accuracy loss. In [Soares et al. 2015] $n$-bit RCA adder based on near-threshold computing is proposed with two parts; $k$-bit LSBs approximated while $(n - k)$ bits computed by precise RCA.

Another class of physical-level approximation is achieved by applying dynamic voltage and frequency scaling to an accurate operator. Due to the dynamic control of voltage and frequency, timing errors due to scaling can be controlled flexibly in terms of trade-off between accuracy and energy. This method is referred as Voltage Over-Scaling (VOS) in [Tziantzioulis et al. 2016]. Similar to VOS, clock overgating based approximation is introduced in [Kim et al. 2016]. Clock overgating is done by gating clock signal to selected flip-flops in the circuit during execution cycles in which the circuit functionality is sensitive to their state. In all the approximation methods at physical level, in addition to the deliberate approximation introduced, impact of variability has to be considered to achieve optimum balance between accuracy and energy. Decoupling the data and control processing is proposed in [Akturk et al. 2015] to mitigate the impact of variation in near-threshold approximate designs. Also, technologies like FDSOI provide good resistance towards the impact of variability.

Approximation at architectural level is discussed in [Li et al. 2015], where accuracy control is handled by bitwidth optimization and scheduling algorithms. Also other forms of architectural-level approximations are discussed in [Lingamneni et al. 2011], where probabilistic pruning based approximation method is proposed. In this method, design is optimized by removing certain hardware components of the design and/or by implementing alternate way to perform the same functionality with reduced accuracy. In [Kim & Tiwari 2011], a probabilistic approach is discussed in the context of device modeling and circuit design. In this method, noise is added to the input and output nodes of an inverter and the probability of error is calculated by comparing the output of the inverter with a noise-free counterpart. In [Schlachter et al. 2015], new class of pruned speculative adder are proposed by adding gate-level pruning in speculative adders to improve Energy Delay Area Product (EDAP). Though there is claim that the pruned speculative adder will show higher gains when operated at sub-threshold region, no solid justification is given in [Schlachter et al. 2015]. In general, approximations introduced by pruning methods are more rigid in nature, which lacks the dynamicity to switch between various energy-accuracy trade-off points.

On contrast, voltage scaling based approximations are more flexible, easy to implement and offer dynamic control over energy-accuracy trade-off. Approximation introduced by supply voltage scaling offers dynamic approximation, by changing the operating triad (combination
of supply voltage, body-biasing scheme, and clock frequency) of the design at runtime, which makes the user to control the energy-accuracy trade-off efficiently. In [Lingamneni et al. 2013], limitations of voltage over-scaling based approximate adders such as need for level shifters and multiple voltage routing lines are mentioned. These limitations can be overcome by employing uniform voltage scaling along the pipeline or at larger granularity.

3.1.3 Characterization of arithmetic operators

In this section, characterization of arithmetic operators is discussed for voltage over-scaling based approximation. Fig. 3.8 shows the characterization flow of the arithmetic operators. Structured gate-level HDL is synthesized with user-defined constraints. The output netlist is then simulated at transistor level using SPICE (Simulation Program with Integrated Circuit Emphasis) platform by varying operating triads ($V_{dd}$, $V_{bb}$, $T_{clk}$), where $V_{dd}$ is supply voltage, $V_{bb}$ is body-biasing voltage, and $T_{clk}$ is clock period. In ideal condition, the arithmetic operator functions without any errors. Also, EDA tools introduce additional timing margin in the datapaths during Static Timing Analysis (STA) due to clock path pessimism. This additional timing prevents timing errors due to variability effects. Due to the limitation in availability of design libraries for near/sub-threshold computing, it is necessary to use SPICE simulation to understand the behaviour of arithmetic operators in different voltage regimes. By tweaking the operating triads, timing errors $e$ are invoked in the operator and can be represented as

$$e = f(V_{dd}, V_{bb}, T_{clk})$$

Characterization of arithmetic operator helps to understand the point of generation and propagation of timing errors in arithmetic operators. Among the three parameters in the triad, scaling $V_{dd}$ causes timing errors due to the dependence of operator’s propagation delay $t_p$ on $V_{dd}$, such as

$$t_p = \frac{V_{dd}C_{load}}{k(V_{dd} + V_t)^2}$$

Body-biasing potential $V_{bb}$ is used to vary the threshold voltage ($V_t$); thereby increasing the performance (decreasing $t_p$) or reducing leakage of the circuit. Due to the dependence of $t_p$ on $V_t$, $V_{bb}$ is used solely or in tandem with $V_{dd}$ to control timing errors. Scaling down $V_{dd}$ improves the energy efficiency of the operator due to its quadratic dependence to total energy. $E_{total} = V_{dd}^2C_{load}$. Mere scaling down $F_{clk}$ does not reduce the energy consumption, though it will reduce the total power consumption of the circuit. Therefore, $F_{clk}$ is scaled along with $V_{dd}$ and $V_{bb}$ to achieve high energy efficiency.
3. Timing errors in Dynamic Voltage and Frequency Scaling architectures

<table>
<thead>
<tr>
<th>Benchmarks</th>
<th>Area ($\mu m^2$)</th>
<th>Total Power ($\mu W$)</th>
<th>Critical Path (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td>8-bit RCA</td>
<td>114.7</td>
<td>170</td>
<td>0.28</td>
</tr>
<tr>
<td>8-bit BKA</td>
<td>174.1</td>
<td>267.7</td>
<td>0.19</td>
</tr>
<tr>
<td>16-bit RCA</td>
<td>224.5</td>
<td>341</td>
<td>0.53</td>
</tr>
<tr>
<td>16-bit BKA</td>
<td>265.5</td>
<td>363.4</td>
<td>0.25</td>
</tr>
</tbody>
</table>

Table 3.5: Synthesis Results of 8 and 16 bit RCA and BKA

<table>
<thead>
<tr>
<th>Benchmarks</th>
<th>$T_{clk}$ (ns)</th>
<th>$V_{dd}$ (V)</th>
<th>$V_{bb}$ (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>8-bit RCA</td>
<td>0.5, 0.28, 0.19, 0.13</td>
<td>1 to 0.4</td>
<td>-2 to 2</td>
</tr>
<tr>
<td>8-bit BKA</td>
<td>0.5, 0.19, 0.13, 0.064</td>
<td>1 to 0.4</td>
<td>-2 to 2</td>
</tr>
<tr>
<td>16-bit RCA</td>
<td>0.7, 0.53, 0.25, 0.20</td>
<td>1 to 0.4</td>
<td>-2 to 2</td>
</tr>
<tr>
<td>16-bit BKA</td>
<td>0.7, 0.25, 0.20, 0.15</td>
<td>1 to 0.4</td>
<td>-2 to 2</td>
</tr>
</tbody>
</table>

Table 3.6: Operating triads used in Spice simulation

3.1.4 Experiments and Energy Efficiency Results

In our experiments, we characterized 8- and 16-bit ripple carry adder (RCA) and Brent-Kung adder (BKA) using 28nm-FDSOI technology. Table 3.5 shows the synthesis results (area, static plus dynamic power, critical path) of different adder configurations. Post synthesis, SPICE netlist of all the adders are generated and simulated using Eldo SPICE (version 12.2a). Table 3.6 shows the different operating triads used to simulate the adders. Clock period ($T_{clk}$) of the adders is chosen based on the synthesis timing report. Supply voltage ($V_{dd}$) of all the simulations are scaled down from 1.0V to 0.4V in steps of 0.1V and body-biasing potential ($V_{bb}$) of -2V, 0V, and, 2V. Pattern source function of SPICE testbench is configured with specific input vectors to test the adder configurations. Circuit under test is subjected to 20K simulations for every different operating triad with same set of input patterns. Energy per operation corresponding to different operating triads is calculated from the simulation results. Output values generated from the SPICE simulation are compared against the golden (ideal) outputs corresponding to the input patterns. Automated test scripts calculate various statistical parameters like BER (ratio of faulty output bits over total output bits), MSE and bit-wise error probability (ratio of number of faulty bits over total bits in every binary position) for all the test cases.

Fig. 3.9-a) and Fig. 3.9-b) show the plots of BER vs Energy/Operation of 8-bit RCA and BKA adders. Likewise plots of BER vs Energy/Operation of 16-bit RCA and BKA adders are shown in Fig. 3.9-c) and Fig. 3.9-d) respectively. The label of $x$-axis of the plots show the operating triads in the format $T_{clk}$ (ns), $V_{dd}$ (V), and $V_{bb}$ (V) respectively. In all the adder configurations, energy-operation decreases and BER increases in sync with the supply voltage over-scaling. Table 3.7 shows the maximum energy efficiency (amount of energy saving compared to ideal test case) achieved by 8-bit and 16-bit RCA and BKA in different BER ranges. Due to the parallel prefix structure, BKA adders show staircase pattern in BER plot shown in Fig. 3.9-b) and Fig. 3.9-d). On other hand, RCA adders based on serial prefix show exponential pattern in BER plot.

Energy/operation curve of all the four plots show two patterns corresponding to 0% BER, and BER greater than 0%. Effect of voltage over-scaling is visible in the left half of the plots, where energy/operation is gradually reduced in sync with reduction in $V_{dd}$ while BER is at 0%.
Another important observation is that the effect of body-biasing is helping to keep the BER at 0% in this region of the plot. Both the 8-bit RCA and BKA adders operated at 0.5V \( V_{dd} \) with forward body bias of 2V \( V_{bb} \), achieve maximum energy efficiency of 76% and 75% respectively at 0% BER. Similarly, 16-bit RCA and BKA achieve maximum energy efficiency of 60% and 59% respectively at 0% BER, while operating at 0.6V for \( V_{dd} \) with forward body bias \( V_{bb} \) of 2V. This set of operating triads provides high energy efficiency without any loss in accuracy of the computation by taking advantage of near-threshold computing and body-biasing technique.

![Figure 3.9: Bit-Error Rate vs. Energy/Operation for 8-bit and 16-bit adders](image)

On the right half of the BER vs Energy/Operation plots, where the BER is greater than 0%, energy curve starts in three branches and tapers down when the BER reaches 40% and above. In those three branches, operating triads with body-biasing are most energy efficient followed by triads without body-biasing and finally triads with overclocking. In 8-bit BKA adder, 28 out of 43 operating triads operate within 0% to 25% BER. Similarly, 36 triads operate within 0% to 25% BER in 8-bit RCA adder. In 16-bit BKA and RCA adders, correspondingly 30 and 38 operating triads operate within BER range of 0% to 25%. For an application with acceptable error margin of 25%, 8-bit RCA, 8-bit BKA, 16-bit RCA, and 16-bit BKA can be operated at...
3. Timing errors in Dynamic Voltage and Frequency Scaling architectures

0.4V $V_{dd}$ with forward body bias $V_{bb}$ 2V to achieve maximum energy efficiency of 92%, 89%, 90.8%, and 84%, respectively.

Approximation in arithmetic operators based on voltage over-scaling, provides dynamic approximation, which makes the user to control the energy-accuracy trade-off efficiently by changing the operating triad of the design at runtime. In this method, dynamic approximation can be achieved without any design-level changes or addition of extra logic in the arithmetic operators unlike accuracy configurable adder proposed in [Kahng & Kang 2012]. Dynamic speculation techniques like in section 3 can be used to estimate the BER at runtime to switch between different triads to achieve high energy efficiency with respect to user defined error margin. 8-bit RCA and BKA can be dynamically switched from accurate to approximate mode by merely scaling down $V_{dd}$ from 0.5V to 0.4V at the cost of 8% BER to increase energy efficiency from 76% to 87%. Similarly in 8-bit RCA, switching from accurate to approximate mode is possible by reducing $V_{dd}$ from 0.5V to 0.4V at the cost of 16% BER to increase energy efficiency from 75% to 89%. BKA adder configuration records more BER compared to RCA because of more logic paths of same length due to parallel prefix structure. Likewise in 16-bit RCA, accurate to approximate mode can be switched by scaling $V_{dd}$ from 0.6V to 0.4V at the cost of 6% BER to increase energy efficiency from 60% to 84%. In 16-bit BKA, accurate to approximate mode can be switched by scaling $V_{dd}$ from 0.6V to 0.4V at the cost of 9% BER to increase energy efficiency from 59% to 84%. Both 16-bit adders provide leap of 24% increase in energy efficiency at the maximum cost of 9% BER compared to accurate mode.

3.1.5 Discussion

The use of voltage over-scaling is an efficient way to improve the energy efficiency of operators and to provide a trade-off with approximation level of outputs that can be used for error-resilient applications. However, with process and temperature variabilities, the use of voltage over-scaling can be tough to deploy on real system without control on the output quality, especially for near-threshold computing. In the following section we present an online technique allowing to measure the timing slack and to adapt the clock frequency with respect to the targeted output errors.
3.2 Timing error detections for adaptive over-/under-clocking

3.2.1 Context of the work

Effect of scaling coupled with variability issues make highly pipelined systems more vulnerable to timing errors [Stott et al. 2013]. Such errors have to be corrected at the cost of additional hardware for proper functioning [Nicolaidis 2015]. The Razor method proposed in [Ernst et al. 2004] is a very popular error detection and correction architecture for timing errors in digital systems, inspired from the more general double-sampling technique [Nicolaidis 2015]. In the double-sampling architecture, an additional sampling element, known as shadow register, is used along with the main output register to sample the output at different timing instances. The shadow registers are clocked by a delayed version of the main clock known as the shadow clock. The timing interval between the rising edges of the main clock and the shadow clock is termed as the speculation window ($\phi$).

There is a trade-off between width of the speculation window and fault coverage. For a wider speculation window, more errors could be detected and corrected, but this requires more buffer insertion for logic paths that are shorter than the speculation window. And vice-versa for a narrower speculation windows. Designs with fixed speculation window optimized for certain operating condition might suffer from an increased error rate under variability issues such as thermal effects. In order to tackle these limitations, double-sampling technique with dynamic speculation window is required to adaptively vary the speculation window with respect to the variability effects.

Razor-like fault detection and correction techniques are used in reconfigurable architectures like FPGAs (Field-Programmable Gate Arrays) and CGRAs (Coarse-Grain Reconfigurable Arrays) due to moderate clock frequencies and function-specific pipelines [Stott et al. 2014], [Brant et al. 2013]. All these existing methods use a fixed speculation window for the double sampling and overclocking of the system without any adaptive feedback to tackle the variability effects. Due to the fixed speculation window, there is no dynamism in these methods, which cannot adaptively change the frequency of the design in both directions (overclocking and underclocking) at run time.

In this work, we propose to use a dynamic speculation window in double-sampling schemes for error detection and correction in pipelined logic paths. An FPGA prototype is used as proof of concept, though the idea can be extended to any type of datapaths. This technique is suitable for voltage-over scaling, however we focus on a FPGA demonstrator with frequency scaling as it is more easily tunable, while still producing similar timing errors. The proposed method is based on double-sampling and online slack measurement [Levine et al. 2013] to overclock and underclock the design adaptively according to temperature and other variability effects, and therefore to detect and correct timing errors. Addition of buffers for shorter path is not required, since the speculation window is dynamically changed.

3.2.2 Proposed Method for Adaptive Overclocking and Error Detection in FPGAs

In this work, we propose to use a dynamic speculation window combined with the double-sampling method for error detection and correction and accordingly to adaptively overclock and underclock the design based on variability effects. The following sections present the proposed
architecture of a dynamic speculation window and then our adaptive feedback loop for over-/under-clocking the design.

Dynamic Speculation Window Architecture  

Fig. 3.10, shows the schematic of the proposed dynamic speculation window architecture. A design composed of $n$ logic paths is annexed with two shadow registers. The number of logic paths $n$ is pre-determined as the percentage of the critical delay margin. In the rest of this section, we consider one path $Path_1$ out of $n$ paths. As shown in Fig. 3.10, logic path $Path_1$ is constrained between input register $R_1$ and output register $Q_1$. Two shadow registers $S_1$ and $T_1$ are added to sample the output of the $Path_1$, in contrast to the one shadow register approach in [Stott et al. 2014], [Brant et al. 2013], and [Levine et al. 2012]. $T_1$ is used to measure the available slack in the path which is used to overclock the design, while $S_1$ is used to sample the valid data, when the delay of the $Path_1$ is not meeting the timing constraints of the main clock $M_{\_}clk$ due to the variability effects. As like double-sampling architectures, it is assumed that the shadow register $S_1$ always samples the valid data. In this setup, all three registers $S_1$, $Q_1$ and $T_1$ use the same clock frequency but different phases to sample the output. The main output register $Q_1$ samples the output at the rising edge of $M_{\_}clk$, while shadow register $S_1$ samples the output at the falling edge of $M_{\_}clk$. Shadow register $T_1$ samples the output in the rising edge of the shadow clock $S_{\_}clk$ generated by the phase generator. Two XOR gates compare the data in main and shadow registers $S_1$ and $T_1$, the corresponding error values are registered in $E_1$ and $e_1$. The registers $E_1$ and $e_1$ are clocked by falling and rising edge of the $M_{\_}clk$ respectively.

Fig. 3.11 shows the timing diagram of the proposed method. In Scenario 1, the shadow clock ($S_{\_}clk$) leads the main clock ($M_{\_}clk$) by phase $\phi_1$. Since the Data (output of $Path_1$) is available before the rising of the shadow clock, the valid data is sampled by $T_1$. Registers $Q_1$
and $S_1$ also sample the valid data in the rising and falling edges of the main clock respectively. Since the main and shadow registers sampled the same data, $e_1$ and $E_1$ are held at logic zero representing no timing error. In Scenario 2 shown in Fig. 3.11, the shadow clock leads the main clock by a wider phase $\phi_2$, which results in invalid data being sampled by $T_1$, while $Q_1$ and $S_1$ sample the valid data. In this case, the error signal $e_1$ is asserted at the rising edge of the main clock, while $E_1$ is still at logic zero, which indicates the overclocking using speculation window greater than or equal to $\phi_2$ will result in errors. In Scenario 3 shown in Fig. 3.11, due to temperature or other variability effects, the logic delay of the Path$_1$ violates the timing constraints of both the shadow and main clocks. This results in wrong data getting sampled by the shadow register $T_1$ and main register $Q_1$. The shadow register $S_1$ samples the valid data since Data is valid before the falling edge of the main clock. Since both $T_1$ and $Q_1$ sample wrong data, $e_1$ is not asserted, while $E_1$ is asserted due to the difference between $Q_1$ and $S_1$ registers. Fig. 3.10 shows the schematic of error correcting mechanism in the proposed method. Here the outputs of the main register $Q_1$ and the shadow register $S_1$ are connected to the multiplexer $M_1$. When the error signal $E_1$ is equal to zero, multiplexer output $M_1$ passes output of $Q_1$. When $E_1$ is held high, the output of $S_1$ is passed to the next stage of the pipeline.

**Adaptive Over-/Under-clocking Feedback Loop**  Fig. 3.10 shows the feedback loop of the proposed method. The error signals $E_i$ and $e_i$ from all the monitored paths are connected to Error Counter and Slack Counter respectively. For different speculation windows $\phi_i$, Error Counter and Slack Counter count the discrepancies in the paths being monitored. The Slack Counter margin defines the amount of errors that can be tolerated while overclocking the design and the Error Counter margin defines the amount of error that can be tolerated due to variability effects. Tolerable error margin of Error Counter and Slack Counter are determined from the timing reports after synthesis and placement of the design. After, the synthesized bitstream is programmed into the FPGA and the design is initially clocked at the maximum frequency ($F_{\text{max}}$) estimated by Vivado.

In this work, we have implemented error-free overclocking, therefore Slack Counter margin is set to zero. At the ambient core temperature of around 28°C, when Error Counter and Slack Counter are equal to zero, the speculation window $\phi$ is increased for every clock cycle.
from $0^\circ$ to $180^\circ$ at discrete intervals of $25^\circ$ until the Slack Counter records an error. Beyond $180^\circ$ up to $360^\circ$, the speculation window width repeats due to periodic nature of the clock. Once the slack counter records an error, the system is put on halt and safely overclocked by trading the available slack. While the speculation window $\phi$ is swept, the pipeline functions normally since the output register $Q_i$ and the shadow register $S_i$ sample the same valid data. Regarding error correction due to variability effects, if Error Counter records more than 2% of the monitored paths not meeting the timing constraints, the system is put on halt and the operating frequency of the system is decreased in multiples of a clock frequency step $\delta$ to reduce the errors (in our test platform the frequency step is $\delta = 5MHz$). Since correcting more errors will reduce the throughput of the design, decreasing the operating frequency is a necessary measure. Multiplexer $M_i$, as shown in Fig. 3.10, corrects the error by connecting the output of the shadow register $S_i$ to the next stage of the pipeline. Once the temperature falls back, the operating frequency of the design is again increased based on the slack measurement as described earlier.

3.2.3 Experiments and results

The proposed Dynamic Speculation Window in the double-sampling method is implemented in a Xilinx Virtex VC707 evaluation board. Vivado tool flow is used to synthesize and implement the RTL benchmarks into the FPGA. A testbench is created for all the benchmark designs with an 80-bit LFSR pattern generator for random inputs to the design under test. Onboard IIC programmable LVDS oscillator is used to provide clock frequency for the pattern generator and the design under test. As shown in Fig. 3.10, control signals from the Error Counter and the Slack Counter determine the output frequency of the LVDS oscillator. Different phases of the generated clock frequency are obtained from the inbuilt MMCM (Mixed-Mode Clock Manager) module in the FPGA [Xilinx 2015]. The core temperature is monitored through XADC system monitor, and the temperature is varied by changing the cooling fan speed.

To highlight the adaptive overclocking and timing error detection and correction capability of the proposed method, we have implemented a set of benchmark designs in both Razor-based method and the proposed dynamic speculation window based method. Benchmarks used in this experiments are common datapath elements like FIR filter (8 taps, 8 bits), and various versions of 32-bit adder and 32-bit multiplier architectures. After implementation, timing reports are generated to spot the critical paths in the design. Table 3.8 shows the area footprint and the maximum operating frequency determined by the Vivado tool flow. Timing and location constraints are used to place the shadow registers $S_i$ and $T_i$ close to the main output register $Q_i$ for all the output bits of the design. For the Razor-based method, all the monitored paths are annexed with one shadow register $S_i$ in contrast to the proposed method with two shadow registers, and the logic paths that are shorter than speculation window are automatically annexed with buffers by the synthesis tool. For comparison purpose, both the Razor-based method and the proposed method are subjected to identical test setup. In the Razor-based method, the design is overclocked beyond the maximum frequency estimated by Vivado and the FPGA’s core temperature is varied to introduce variability effects in the design. Online slack measurement is not used in the Razor-based method to show how the proposed method with slack measurement can adaptively overclock as well as underclock under identical test setup.

In the proposed method, after the synthesized bitstream is programmed into the FPGA, the
design is clocked at $F_{\text{max}}$ estimated by Vivado. At the ambient core temperature of around 28°C, the speculation window $\phi$ is increased for every clock cycle and if the Slack Counter is zero at the widest speculation window, then the clock frequency can be increased up to 40%, because at 180°, $\phi$ corresponds to half of the clock period. That implies all the critical paths in the design have positive slack equals to half of the clock period. Overclocking is done by halting the design and increasing the clock frequency from the LVDS oscillator. The LVDS oscillator is programmed through the IIC bus with the pre-loaded command word for the required frequency. After changing the frequency, again the phase sweep starts from 0° until the Slack Counter records an error. This way, the error-free overclocking margin of each design is determined with respect to the maximum operating frequency estimated by Vivado.

While operating at the safe overclocking $F_{\text{max}}$ at 28°C, the core temperature of the FPGA is varied by changing the speed of the cooling fan. Due to the increase in temperature, the critical paths of the design starts to fail. When the Error Counter records error in more than 2% of the monitored paths, the design is put on halt and the frequency is reduced in multiples of 5MHz until the Error Counter margin is below 2%. Since the shadow register $S_i$ latches the correct output, errors are corrected without re-executing for that particular input pattern. The tolerance margin is used to reduce the overhead in error correction mechanism which can affect the throughput of the design.

Table 3.8 provides synthesis results on the benchmarks without any error detection technique, with razor flip-flops [Stott et al. 2014], and with proposed error detection and correction technique. The area overhead of the proposed method compared to the original design is kept between 3.6% to 5.4%, which demonstrates the applicability of the technique in real designs. Table 3.8 also provides the maximal frequency $F_{\text{max}}$ estimated by Vivado. The Look-Up Table (LUT) overhead of the proposed method is on average 0.4% less compared to the Razor implementation, since no buffers are needed for the shorter paths. However, Flip-Flop (FF) overhead of the proposed method is 0.8% more compared to the Razor method due to the two shadow flip-flops used for slack measurement and error correction.

<table>
<thead>
<tr>
<th>Benchmarks</th>
<th>Area w/o error detection</th>
<th>Overhead for proposed method</th>
<th>Razor overhead</th>
<th>Estimated $F_{\text{max}}$ (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>LUTs</td>
<td>Flip-Flops</td>
<td>LUTs</td>
<td>Flip-Flops</td>
</tr>
<tr>
<td>8-tap 8-bit FIR Filter</td>
<td>1279</td>
<td>1547</td>
<td>2.5%</td>
<td>2%</td>
</tr>
<tr>
<td>Unsigned 32-bit Multiplier</td>
<td>7270</td>
<td>4511</td>
<td>1.9%</td>
<td>1.7%</td>
</tr>
<tr>
<td>Signed 32-bit Wallace Tree Multiplier</td>
<td>5997</td>
<td>4458</td>
<td>2.6%</td>
<td>1.8%</td>
</tr>
<tr>
<td>2-bit Kogge-Stone Adder</td>
<td>3944</td>
<td>4117</td>
<td>3.7%</td>
<td>1.7%</td>
</tr>
<tr>
<td>32-bit Brent-Kung Adder</td>
<td>3753</td>
<td>4053</td>
<td>3.3%</td>
<td>1.9%</td>
</tr>
</tbody>
</table>

Table 3.8: Synthesis results of different benchmark designs

Fig. 3.12, shows the plot of safe overclocking frequency of all the benchmark designs that can be reached by the proposed error detection method for different FPGA’s core temperature. As an example, for the FIR filter design, Vivado estimated $F_{\text{max}}$ is 167MHz. However this design can then be overclocked at the ambient temperature of 28°C by more than 55% up to 260MHz, without any error, and up to 71% for the other benchmarks. At the safe overclocking frequency, the temperature is increased from 28°C to 50°C at which Error Counter records 12% of the paths failed. Since the percentage of failing paths is more than the determined margin of 2%, the clock frequency of the LVDS oscillator is brought down to 180MHz, as shown in Table 3.9, which results in a percentage of failing paths below 2%. Once the temperature falls back to
3. Timing errors in Dynamic Voltage and Frequency Scaling architectures

Figure 3.12: Overclocking versus temperature for different benchmarks.

<table>
<thead>
<tr>
<th>Benchmarks</th>
<th>Safe overclocking $F_{\text{max}}$ at 28$^\circ$C (in MHz)</th>
<th>Safe overclocking margin at 28$^\circ$C</th>
<th>% of monitored paths fails at 50$^\circ$C for $F_{\text{max}}$ at 28$^\circ$C</th>
<th>Safe overclocking $F_{\text{max}}$ at 50$^\circ$C (in MHz)</th>
<th>Safe overclocking margin at 50$^\circ$C</th>
</tr>
</thead>
<tbody>
<tr>
<td>8-tap 8-bit FIR Filter</td>
<td>260</td>
<td>55%</td>
<td>12</td>
<td>180</td>
<td>8%</td>
</tr>
<tr>
<td>Unsigned 32-bit Multiplier</td>
<td>130</td>
<td>71%</td>
<td>22</td>
<td>85</td>
<td>12%</td>
</tr>
<tr>
<td>Signed 32-bit Wallace Tree Multiplier</td>
<td>135</td>
<td>69%</td>
<td>26</td>
<td>85</td>
<td>7%</td>
</tr>
<tr>
<td>32-bit Kogge-Stone Adder</td>
<td>215</td>
<td>64%</td>
<td>13</td>
<td>180</td>
<td>38%</td>
</tr>
<tr>
<td>32-bit Brent-Kung Adder</td>
<td>216</td>
<td>60%</td>
<td>21</td>
<td>180</td>
<td>33%</td>
</tr>
</tbody>
</table>

Table 3.9: Impact of temperature while overclocking in benchmark designs.

28$^\circ$C, the available slack is measured and the clock frequency is increased again to 260MHz.

Table 3.9 lists the impact of temperature and the safe overclocking margin at the ambient temperature of 28$^\circ$C and high temperature of 50$^\circ$C for all the benchmarks. The percentage of monitored paths that fails at 50$^\circ$C shows the impact of the temperature while overclocking the design. The operating frequency has to be scaled down to limit these errors which can be eventually corrected by the error correction technique in the proposed method. Even at the higher temperature of 50$^\circ$C, the FIR filter is safely overclocked up to 8% compared to the maximum frequency estimated by Vivado. Similarly, at 50$^\circ$C, both unsigned and signed multiplier architectures can be safely overclocked up to 12% and 7% respectively. A maximum safe overclocking margin of 38% is achieved for the Kogge-Stone adder and 33% by the Brent-Kung adder while operating at 50$^\circ$C. These results demonstrate the overclocking and error detection/correction capability of the proposed method with a limited area overhead in the FPGA resources.

Fig. 3.13, shows the comparison of the proposed dynamic speculation window and the Razor-based overclocking for the 8-bit 8-tap FIR filter design in Virtex 7 FPGA. As shown in Fig. 3.13, the core temperature of the FPGA is varied by controlling the cooling fan of the FPGA. The FPGA’s core temperature is increased from the ambient room temperature of 28$^\circ$C to 50$^\circ$C and then decreased again back to the room temperature. When the temperature increases, critical paths in the design starts to fail, which makes the proposed method and the Razor-based method to scale down the frequency to limit the error below 2% of monitored paths. Initially, at the room temperature, the design is running at 260 MHz. At the temperature of
50°C, the frequency is scaled down to 180 MHz. When the temperature falls back to the room temperature, the proposed method is able to measure the available slack in the pipeline and to increase the frequency to overclock the design and therefore to increase performance. Under similar test setup, the Razor-based feedback loop scales down the frequency as the temperature increases. However, when the temperature falls back, there is no change in the frequency. This is because the Razor implementation does not have the slack measurement in place to adaptively change the frequency when the temperature is reducing. Due to the additional shadow register placed in the proposed method, the system is able to measure the slack available in the pipeline which is traded to overclock the design according to temperature fluctuations. From Table 3.12, we can observe a 0.78% difference in terms of area overhead between the proposed method and the Razor implementation, on average. This gives more upper hand for the proposed dynamic speculation window based error detection method over the classical Razor-based timing error detection.

3.2.4 Discussion

In this work, we have proposed to use a dynamic speculation window in double-sampling for error detection and correction, and implemented this method in an FPGA prototype. The proposed design uses double-sampling and slack measurement to adaptively overclock the design. The maximum of 71% safe overclocking margin at ambient temperature has been achieved at the cost of shadow registers, XOR gates, and counters, which results in a maximum area overhead of 1.9% LUTs and 1.7% FFs over the original design, as shown in Table 3.8. Instead of merely overclocking the design this method detects timing errors and corrects it in real time. This method can be easily expanded to other form of datapaths and also reconfigurable architecture like CGRAs.
3. Timing errors in Dynamic Voltage and Frequency Scaling architectures

3.3 Conclusions and perspectives

We have proposed to use voltage over-scaling to highlight possible trade-off between energy efficiency and approximation in arithmetic operators that can be used for error-resilient applications. In [IC10], we characterized different configurations of adders using different operating triads to generate statistical model for approximate adder. We have achieved maximum energy efficiency of 76% in 8-bit RCA while operating at 0.5V $V_{dd}$ without any accuracy loss. By increasing the effect of voltage over-scaling from 0.5V to 0.4V, energy efficiency is increased to 87% at the cost of 8% BER. All the adder configurations have shown maximum energy gains of up to 89% within 16% of BER and 92% within 22% of BER. Behaviour of arithmetic operators during voltage over-scaling in near/sub- threshold region can be characterized by SPICE simulations. However, SPICE simulators take long time to simulate exhaustive set of input patterns needed to characterize arithmetic operators. In [IC10], we have laid down the framework to construct statistical model by characterizing approximate operators based on voltage over-scaling. These models allow to simulate the behavior of faulty arithmetic operators at functional level. Dynamic approximation is enabled by employing dynamic speculation methods to monitor the errors at runtime [IC11] at a reasonable area overhead. The proposed method is generic enough to be applied to any datapath, hence are promising for any hardware accelerators, and it has been validated on a FPGA demonstrator.

3.4 Research dissemination

The works presented in this section have been disseminated in [IC10] and [IC11].
Chapter 4

Research perspectives

Contents

1 Research perspectives ................................................................. 79
  1.1 Fast design space exploration of multi-technologies NoC for manycore architectures ........................................... 80
  1.2 Cache coherence protocols for emerging on-chip interconnects ................. 81
  1.3 Fault tolerant accelerator for AI ........................................ 81
  1.4 Arithmetic logic circuit in 2D semiconductors for approximate computation 82

1 Research perspectives

My research perspectives aim at contributing to build the next generation of computing architectures. My research emphasis is on energy efficiency of heterogeneous manycore architectures and is driven by the three following challenges:

- **End of Moore’s law:** the scaling limit of the transistors is known to be nearly reached, bringing with it the end of increasing amount of resources for computing architectures [Theis & Wong 2017]. However, the industry market keeps demanding for better computing architectures. I am convinced that hardware specialization is a key to tackle this challenge: it requires dedicated hardware accelerators to be designed to handle part of computation [Borkar & Chien 2011], while being tailored to achieve energy efficiency constraints, such as hardware accelerators for neural networks [Venkataramani et al. 2021], or Matrix Multiplication in High Performance Computing [Asri et al. 2021].

- **Emerging technologies:** they are essential to build tomorrow’s computing architectures. Recent integration technology advances offer opportunities for manycore architectures and computing paradigms [Vivet et al. 2021]. For instance, photonic on silicon and wireless-on-chip enable new interconnect topologies [Shacham et al. 2008], efficient broadcasting for cache coherency [Karkar et al. 2016], and photonic Multiply-Accumulate (MAC) for neural networks [Nahmias et al. 2020].

- **Fault tolerance:** Compared to CMOS, disruptive technologies suffer from higher variability due to still maturing fabrication process. This prevents from their deployment [Wachter et al. 2017], which calls for optimization methods and dedicated fault-tolerant hardware designs to improve their robustness. Moreover, as we approach the limit of
CMOS scaling, it becomes increasingly unlikely for a computing device to be fully functional due to various sources of faults [Srinivasan et al. 2004, Oates 2016], especially in harsh environment such as in space [Sec 2016]. This call to provide fault tolerant techniques to enhance robustness or to limit fault impacts on error resilient applications, e.g. neural networks or approximate computing [Torres-Huitzil & Girau 2017].

Naturally, part of these perspectives takes place by benefiting from my current research activities and are mid-term research perspectives, such as "Fast design space exploration of multi-technologies NoC for manycore architectures", "Cache coherence protocols for emerging on-chip interconnects", while "Fault tolerant accelerator for AI" and "Arithmetic logic circuit in 2D semiconductors for approximate computation" are long-term research perspectives.

1.1 Fast design space exploration of multi-technologies NoC for manycore architectures

System-on-chips become more and more complex as they integrate an increasing and various number of Intellectual Properties (IP) within the same chip such as a large variety of cores, memories, interconnects, and hardware accelerators. This heterogeneity and complexity, increase dramatically the effort to explore the design space of a manycore architectures. Current manycore simulators are time consuming. For instance, Sniper manycore simulator [Carlson et al. 2014] is known to provide a good tradeoff between simulation time and accuracy of results (10%) as it simulates instructions on time intervals instead of each clock cycle. To simulate the execution of a 64-core architecture running the x264 application with a 13-second video from the PARSEC benchmark suite [Bienia et al. 2008], it requires around 5 days of simulation with a Dual Intel Xeon 4214 processor (2x12 cores at 3.5GHz) and 64GB of memory (2.4GHz), hence clearly limiting the exploration if we target several parameters evaluation or different thread mappings. It is worth mentioning that with a cycle accurate simulator such as Gem5 it takes weeks [Binkert et al. 2011]. In this latter full-system simulator, 40 to 70% of simulation time is dedicated for the network [Mandal et al. 2019]. On the other hand, mathematical modeling [Mandal et al. 2021, Vijaya Bhaskar & Venkatesh 2021] provides an interesting tradeoff between accuracy of results and computation time. It has been shown that to test a 10x10 manycore architecture it only requires 38min of computation instead of 12h of simulation with Booksim simulator, at the cost of 15% of errors [Vijaya Bhaskar & Venkatesh 2021].

In this work, we will aim at proposing an analytical model for the exploration of heterogeneous on-chip interconnect technologies in the context of manycore architectures. The major challenge to face will be the consideration of different interconnect technologies that provide various performances and packets management. Moreover, evaluating heterogeneous architectures along with errors is not well addressed in the literature. We plan to integrate models considering reliability parameters such as Bit Error Rate of communication, and error resilience of network-interfaces to evaluate the future manycore architectures.

Means: this mid-term project is part of my researches done through my young research ANR SHNoC project. I am currently supervising a PhD student on analytical modeling of emerging on-chip interconnects who started his thesis on October 2020, and a postdoctoral researcher on optical network-interface error mitigations who started on January 2022.
1. Research perspectives

1.2 Cache coherence protocols for emerging on-chip interconnects

Parallelism capabilities of manycore architectures obviously generate an enormous amount of data exchanges making the communication medium a key element of the overall performance of the system. However, because of the difference of speed between the processors and the main memory, fast and small dedicated hardware-controlled memories containing copies of parts of the main memory (a.k.a caches) are used [Martin et al. 2012]. To keep up-to-date these distributed copies of data and to synchronize their accesses, it requires to share information between the nodes. This leads to an increase in the number of data transfers that must be supported by the interconnection media. Furthermore, these specific data transfers concern generally one source and several destinations, which correspond to multicast/broadcast communication schemes. In parallel, technology evolution has allowed for the integration of silicon photonics and wireless communications on chip, thus leading to the Wireless Network-on-Chip (WiNoC) [Karkar et al. 2016, Chang et al. 2008] and Optical Network-on-Chip (ONoC) [Shacham et al. 2008, Sosa et al. 2018] paradigms. These emerging technologies are showing significant advantages for broadcasting data (WiNoC) and low-latency communications (ONoC).

In this context, we will explore how combining these emerging technologies can improve the efficiency of on-chip interconnection systems of shared-memory manycore architectures based on cache coherence protocols. We will study new cache protocols which may benefit from the broadcast efficiency of WiNoC and the low latency on long distance if the ONoC. Model of communications for each media/technology will be defined, in terms of data transfer latency, power consumption, etc., and these models will be used at the operating system level to select the best media for each type of transfer. For that, on-line mechanisms will be developed to evaluate the network traffic, and to estimate the optimal path for each new communication.

Means: this mid-term project is part of ANR Allopticall2 and Rakes projects. I am currently supervising a postdoctoral researcher on cache coherence protocols for wireless and optical NoCs who started on december 2021.

1.3 Fault tolerant accelerator for AI

Deep Neural Networks (DNNs) are amongst the most intensively and widely used predictive models in machine learning [LeCun et al. 2015]. Nonetheless, increased computation speed and memory resources, along with significant energy consumption, are required to achieve the full potentials of DNNs, hence calling for dedicated hardware accelerators. However, with the increasing connection density of DNNs, NoC is key interconnect for such architectures [Krishnan et al. 2022].

Similarly to traditional computing hardware, hardware accelerators are subject to faults, occurring due to process, aging and environmental reliability threats. Faults occurring after the training phase can seriously affect DNN inference. As a result, DNN prediction failures appear [Torres-Huitzil & Girau 2017, Ruospo et al. 2020, Lotfi et al. 2019], seriously affecting the application execution, and become a major issue for safety-critical and mission-critical applications, such as robotics, aerospace, smart healthcare, and autonomous driving. In [Bosio et al. 2019], a fault injection campaign on different DNNs has shown that the fault impacts depend on the DNN itself, but also on the layer where the faults appear.
In this work we will study heterogeneous fault-tolerance techniques for a NoC-based DNN hardware accelerator. By considering fault impacts between the layers, we will adapt the level of data protection with mapping optimization technique. This mapping of the different layers will allow to optimize the communication paths through the routers with respect to the data protection to guarantee and the throughput to reach.

**Means:** For this long-term project a collaboration with the French Directorate General of Armaments (In french "Direction générale de l’armement (DGA)") is in progress to fund a PhD thesis starting on october 2020 on this topic. This work will also benefits from the ANR Re-Trusting which aims at providing confidence and trust in decision-making based on AI by explaining the hardware wherein AI algorithms are being executed. This ANR is a consortium between INL (Project Coordinator), LIP6, Inria, and Thales.

### 1.4 Arithmetic logic circuit in 2D semiconductors for approximate computation

With the end of More’s Law, several CMOS substitutes appears as challengers, such as organic semiconductors [Myny et al. 2012], carbon nanotubes [Kreupl 2013], or two-dimensional (2D) materials [Zeng et al. 2018]. Researchers show more and more interests for this latter as two-dimensional materials highlight an ultrathin channel thickness. This leads to reduced short-channel effects, and an improved electrostatic gate control, hence scaling and power consumption are improved [Wachter et al. 2017]. Moreover, they are one of the main candidates for tunnel field-effect transistor (FET) allowing a swing better than 60mV per decade. However, before being mature, numerous problematics have to be solved for this technology. For instance, a 1-bit processor demonstrator has been made where only 80% of the ALUs were working [Wachter et al. 2017].

We will propose the design of approximate arithmetic circuits based on 2D-FETs. The first step is to model the behavior of the 2D-FET, then we will build arithmetic logic circuits to study how to use them efficiently for approximate computation. This evaluation methodology has been adopted to evaluate the efficiency of 2D-FET for FPGA fabrics [Baskaran & Sampson 2021].

**Means:** This is a long-term perspective project where I have not started working on yet. For this work, collaborative project is a necessity as it is a cross-level challenge. I believe that our knowledges on low-power design, fault-tolerant architecture, and approximate computing, are a key to build next generation of hardware accelerator with emerging 2D-FET.
Bibliography


Bibliography


[Han & Orshansky 2013] Jie Han and Michael Orshansky. **Approximate computing: An emerging paradigm for energy-efficient design.** In 18th IEEE European Test Symposium (ETS), pages 1–6, 2013. (Cited on pages 64 and 65.)


