Search - Archive ouverte HAL Access content directly

Filter your results

270 Results

Automatic and optimized synthesis of dataparts with fault detection or tolerance capabilities

X. Wending , H. Chauvet , Lionel Reveret , R. Rochet , Régis Leveugle
Proceedings.-1997-IEEE-International-Symposium-on-Defect-and-Fault-Tolerance-in-VLSI-Systems-Cat.-No.97TB100189., 1997, Paris, France. pp.195-203, ⟨10.1109/DFTVS.1997.628325⟩
Conference papers hal-00015082v1

Efficient synthesis of fault-tolerant controllers

R. Rochet , Régis Leveugle , G. Saucier
Proceedings.-The-European-Design-and-Test-Conference.-ED&TC-1995-Cat.-No.95TH8058, 1995, Paris, France. pp.593, ⟨10.1109/EDTC.1995.470316⟩
Conference papers hal-00015114v1

A new approach for early dependability evaluation based on formal property checking and controlled mutations

Régis Leveugle
11th-IEEE-International-On-Line-Testing-Symposium., 2005, French Riviera, France. pp.260-5, ⟨10.1109/IOLTS.2005.8⟩
Conference papers hal-00015001v1

A low-cost hardware approach to dependability validation of IPs

Régis Leveugle
Proceedings-2001-IEEE-International-Symposium-on-Defect-and-Fault-Tolerance-in-VLSI-Systems, 2001, San Francisco, CA, United States. pp.242-9, ⟨10.1109/DFTVS.2001.966776⟩
Conference papers hal-00015048v1

On the Need for Common Evaluation Methods for Fault Tolerance Costs in Microprocessors

Michele Portolan , Régis Leveugle
2005, pp.247- 252, ⟨10.1109/IOLTS.2005.46⟩
Conference papers hal-00103942v1

Dependability analysis : performance evaluation of environment configurations

Régis Leveugle , Pierre Vanhauwaert , P. Roche
2006, pp.335-340
Conference papers hal-00105457v1

Laser Attacks against DDR Redundancy

Paolo Maistri , Jean-Max Dutertre , Régis Leveugle
Workshop on SecURity, REliAbiLity, test, prIvacy, Safety and Trust of Future Devices (SURREALIST'2018), May 2018, Bremen, Germany
Conference papers hal-01921236v1

Defect and Fault Tolerance in VLSI Systems

Régis Leveugle , G. Chapman
elsevier, 34, No1, 2003, Microelectronics Journal
Books hal-02162269v1

Early functional evaluation of SET effects

K. Hadjiat , A. Ammari , Régis Leveugle
8th European Conference on Radiation and its Effects on Components and Systems (RADECS'05), Sep 2005, Cap d'Agde, France
Conference papers hal-01400088v1

Statistical fault injection: how much is sufficient?

Régis Leveugle , A. Calvez , Pierre Vanhauwaert , Paolo Maistri
2nd IFIP International Workshop on Dependable Circuit Design (DECIDE'08), Nov 2008, Playa del Carmen, Mexico
Conference papers hal-01400094v1

Etude et modélisation de circuits résistants aux attaques par injection de fautes

Y. Monnet , M. Renaudin , Régis Leveugle
VIIème Journées Nationales du Réseau Doctoral en Microélectronique (JNRDM'04), May 2004, Marseille, France. pp.507-509
Conference papers hal-01400100v1

Chiffrement homomorphique : entre développements théoriques et implantations pratiques

A. Mkhinini , Paolo Maistri , Régis Leveugle
8ème Colloque du GdR SoC-SiP, Jun 2014, Paris, France
Conference papers hal-01400111v1

Natural and malicious soft errors: dependability and security issues in reconfigurable platforms

Régis Leveugle
6th International Workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC'11), Jun 2011, Montpellier, France
Conference papers hal-01400161v1

Validation of RTL laser fault injection model with respect to layout information

Athanasios Papadimitriou , Marios Tampas , David Hély , Vincent Beroulle , Paolo Maistri , et al.
Hardware Oriented Security and Trust (HOST 2016), May 2015, Washington,, United States. ⟨10.1109/HST.2015.7140241⟩
Conference papers hal-01392792v1

An Elliptic Curve Crypto-Processor Secured by Randomized Windows

S. Pontié , Paolo Maistri , Régis Leveugle
Digital System Design (DSD), 2014 17th Euromicro Conference on, Aug 2014, Verona, Italy. pp.535 - 542
Conference papers hal-01132469v1

Towards Low-cost Soft Error Mitigation in SRAM-based FPGAs: a Case Study on AT40K

J. Ferron , Lorena Anghel , Régis Leveugle
3rd IEEE Latin American Symposium on Circuits and Systems (LASCAS'12), Feb 2012, Playa del Carmen, Mexico
Conference papers hal-00676825v1

Dummy operations in scalar multiplication over elliptic curves: a tradeoff between security and performance

S. Pontié , Paolo Maistri , Régis Leveugle
Microprocessors and Microsystems: Embedded Hardware Design , 2016, 47 (Part A), pp.23-36. ⟨10.1016/j.micpro.2016.02.016⟩
Journal articles hal-01459833v1

Experimental Evaluation of Protections Against Laser-induced Faults and Consequences on Fault Modeling

Régis Leveugle , A. Ammari , V. Maingot , E. Teyssou , P. Moitrel , et al.
Design, Automation & Test in Europe Conference & Exhibition (DATE '07), Apr 2007, Nice, France. pp.1-6, ⟨10.1109/DATE.2007.364528⟩
Conference papers hal-00156590v1
Image document

Laser-Induced Fault Effects in Security-Dedicated Circuits

Vincent Beroulle , Philippe Candelier , Stephan de Castro , Giorgio Di Natale , Jean-Max Dutertre , et al.
VLSI-SoC: Very Large Scale Integration and System-on-Chip, Oct 2014, Playa del Carmen, Mexico. pp.220-240, ⟨10.1007/978-3-319-25279-7_12⟩
Conference papers hal-01383737v1

Early analysis of fault-based attack effects in secure circuits

Régis Leveugle
IEEE Transactions on Computers, 2007, Vol.56 (No.10, October), pp.1431-1434. ⟨10.1109/TC.2007.1078⟩
Journal articles hal-00178989v1

Complementary formal approaches for dependability analysis

Souheib Baarir , Cécile Braunstein , Renaud Clavel , Emmanuelle Encrenaz , Jean-Michel Ilié , et al.
The 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, Oct 2009, Chicago, Illinois, United States. pp.331-339, ⟨10.1109/DFT.2009.21⟩
Conference papers hal-00469821v1

Glitch and laser fault attacks onto a secure AES implementation on a SRAM-based FPGA

G. Canivet , Paolo Maistri , J. Clédière , Régis Leveugle , F. Valette , et al.
Journal of Cryptology, 2011, 24 (2, April), pp.247-268. ⟨10.1007/s00145-010-9083-9⟩
Journal articles hal-00550051v1

Precisely Controlling the Duration of Fault Injection Campaigns: a Statistical View

Régis Leveugle , A. Calvez , Pierre Vanhauwaert , Paolo Maistri
4th IEEE International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS'09), Apr 2009, Cairo, Egypt. pp.149-154
Conference papers hal-00386091v1

An evaluation of an AES implementation protected against EM analysis

Paolo Maistri , Sébastien Tiran , Philippe Maurine , Israel Koren , Régis Leveugle
GLSVLSI: Great Lakes Symposium on VLSI, May 2013, Paris, France. pp.317-318, ⟨10.1145/2483028.2483120⟩
Conference papers hal-00862787v1

On error models for RTL security evaluations

Pierre Vanhauwaert , Paolo Maistri , Régis Leveugle , Athanasios Papadimitriou , David Hely , et al.
9th Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS) 2014, May 2014, Santorini, Greece. pp.1-6
Conference papers hal-01010314v1

Early robustness evaluation of digital integrated systems

Régis Leveugle
13th Forum for Design Languages (FDL), Sep 2010, Southampton, United Kingdom
Conference papers hal-00544634v1

Understanding the Link Between Complex Digital Devices Soft Error Rate and the Running Software

Luc Noizette , Florent Miller , Thierry Colladant , Youri Helen , Régis Leveugle
IEEE Transactions on Nuclear Science, 2023, 70 (8), pp.1747-1754. ⟨10.1109/TNS.2023.3284899⟩
Journal articles hal-04193886v1

Concurrent checking in dedicated controllers

Régis Leveugle , G. Saucier
Proceedings.-1989-IEEE-International-Conference-on-Computer-Design:-VLSI-in-Computers-and-Processors-Cat.-No.89CH2794-6, 1989, Cambridge, MA, United States. pp.124-7, ⟨10.1109/ICCD.1989.63341⟩
Conference papers hal-00015343v1

Microprocessor soft error rate prediction based on cache memory analysis

S. Houssany , N. Guibbaud , A. Bougerol , Régis Leveugle , F. Miller , et al.
12th European Conference on Radiation and its Effects on Components and Systems (RADECS'11), Sep 2011, Sevilla, Spain
Conference papers hal-00643919v1

Impact of software optimization on variable lifetimes in a microprocessor-based system

S. Bergaoui , Régis Leveugle
IEEE International Symposium on Electronic Design, Test and Applications (DELTA'11), Jan 2011, Queenstown, New Zealand. pp.56-61
Conference papers hal-00643932v1