Filter your results
- 46
- 9
- 26
- 20
- 3
- 1
- 1
- 1
- 1
- 1
- 1
- 20
- 51
- 1
- 1
- 4
- 7
- 2
- 6
- 3
- 2
- 2
- 2
- 2
- 3
- 5
- 4
- 4
- 2
- 2
- 1
- 4
- 51
- 3
- 1
- 51
- 46
- 5
- 4
- 4
- 4
- 3
- 2
- 2
- 2
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 55
- 13
- 9
- 8
- 5
- 5
- 4
- 3
- 3
- 3
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
55 Results
|
|
sorted by
|
|
Bee+Cl@k: An Implementation of Lattice-Based Array Contraction in the Source-to-Source Translator ROSEACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES'07), Jun 2007, San Diego, United States. ⟨10.1145/1273444.1254778⟩
Conference papers
hal-03106126v1
|
||
Rank: a tool to check program termination and computational complexityConstraints in Software Testing Verification and Analysis, Mar 2013, Luxembourg
Conference papers
hal-00801571v1
|
|||
|
On the Verification of Polyhedral Program TransformationsHPCS 2020 - 18th International Conference on High Performance Computing & Simulation, CADO 2020 - 3rd Special Session on Compiler Architecture, Design and Optimization, Oct 2020, Barcelona, Spain. pp.1-8
Conference papers
hal-03106070v1
|
||
|
fkcc: the Farkas Calculator[Research Report] RR-9313, Inria. 2019
Reports
hal-02414224v1
|
||
|
High-Level Synthesis of Pipelined FSM from Loop Nests[Research Report] 8900, INRIA. 2016, pp.18
Reports
hal-01301334v2
|
||
|
On Channel Restructuring for Complete FIFO RecoveryICCD 2019 - 37th IEEE International Conference on Computer Design, Nov 2019, Abu Dhabi, United Arab Emirates
Poster communications
hal-02433318v1
|
||
|
fkcc: the Farkas CalculatorTAPAS 2019 - 10th Workshop on Tools for Automatic Program Analysis, Oct 2019, Porto, Portugal. pp.526-536
Conference papers
hal-03106000v1
|
||
|
Improving Communication Patterns in Polyhedral Process Networks[Research Report] RR-9131, INRIA Grenoble - Rhône-Alpes. 2017, pp.1-13
Reports
hal-01665155v1
|
||
|
Optimizing DDR-SDRAM Communications at C-level for Automatically-Generated Hardware AcceleratorsIEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP'10), Jul 2010, Rennes, France
Conference papers
hal-01664033v1
|
||
|
FIFO Recovery by Depth-Partitioning is Complete on Data-aware Process Networks[Research Report] RR-9187, INRIA Grenoble - Rhone-Alpes. 2018
Reports
hal-01818585v1
|
||
|
Lightweight Array Contraction by Trace-Based Polyhedral AnalysisC3PO 2022 - International Workshop on Compiler-assisted Correctness Checking and Performance Optimization for HPC, Jun 2022, Hamburg, Germany
Conference papers
hal-03862219v1
|
||
|
Data-aware Process Networks[Rapport de recherche] RR-8735, Inria - Research Centre Grenoble – Rhône-Alpes; INRIA. 2015, pp.32
Reports
hal-01158726v1
|
||
|
A Compiler Algorithm to Guide Runtime Scheduling[Research Report] RR-9315, INRIA Grenoble; INRIA Bordeaux - Sud-Ouest. 2019
Reports
hal-02421327v1
|
||
|
Automatic Generation of FPGA-Specific Pipelined AcceleratorsInternational Symposium on Applied Reconfigurable Computing (ARC'11), Mar 2011, Belfast, United Kingdom
Conference papers
ensl-00549682v1
|
||
|
CART: Constant Aspect Ratio Tiling4th International Workshop on Polyhedral Compilation Techniques (IMPACT’14), Jan 2014, Vienna, Austria
Conference papers
hal-00915827v1
|
||
|
Estimation of Parallel Complexity with Rewriting TechniquesWorkshop on Termination, Sep 2016, Obergurgl, Austria
Conference papers
hal-01345914v1
|
||
|
Region Array SSAACM/IEEE International Conference on Parallel Architectures and Compilation Techniques (PACT'06), Sep 2006, Seattle, United States
Conference papers
hal-03106226v1
|
||
|
Lattice-Based Array Contraction: From Theory to Practice[Research Report] LIP RR-2007-44, LIP - Laboratoire de l’Informatique du Parallélisme. 2007
Reports
hal-02127064v1
|
||
|
Contributions to Program Optimization and High-Level SynthesisHardware Architecture [cs.AR]. ENS de Lyon, 2019
Habilitation à diriger des recherches
tel-02151877v2
|
||
|
Rephrasing Polyhedral Optimizations with Trace Analysis12th International Workshop on Polyhedral Compilation Techniques (IMPACT'22), Jun 2022, Budapest, Hungary
Conference papers
hal-03862218v1
|
||
|
Optimisation de programmes par reconnaissance de templatesCalcul parallèle, distribué et partagé [cs.DC]. Université de Versailles Saint-Quentin-en-Yvelines, 2005. Français. ⟨NNT : ⟩
Theses
tel-01892198v1
|
||
|
Program Termination and Worst Time Complexity with Multi-Dimensional Affine Ranking Functions[Research Report] 2009, pp.31
Reports
inria-00434037v1
|
||
|
A Polyhedral Approach for Scalar Promotion2021
Preprints, Working Papers, ...
hal-03449994v1
|
||
|
Farkas Lemma made easy10th International Workshop on Polyhedral Compilation Techniques (IMPACT 2020), Jan 2020, Bologna, Italy. pp.1-6
Conference papers
hal-02422033v1
|
||
|
FADAlib: an open source C++ library for fuzzy array dataflow analysisSoftware hal-03445991v1 |
||
On Domain Specific Language Re-EngineeringSep 2005
Conference papers
hal-00141073v1
|
|||
SToP : Scalable Termination analysis of (C) Programs (tool presentation)Tapas 2012, Sep 2012, Deauville, France
Conference papers
hal-00760926v1
|
|||
Optimizing Remote Accesses for Offloaded Kernels: Application to High-Level Synthesis for FPGA17th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (PPoPP'12), Feb 2012, New Orleans, United States. pp.285--286, ⟨10.1145/2145816.2145856⟩
Conference papers
hal-00761473v1
|
|||
|
Data-Aware Process NetworksCC 2021 - 30th ACM SIGPLAN International Conference on Compiler Construction, Mar 2021, Virtual, South Korea. pp.1-11, ⟨10.1145/3446804.3446847⟩
Conference papers
hal-03143777v1
|
||
|
Bounding the Computational Complexity of Flowchart Programs with Multi-dimensional Rankings[Research Report] RR-7235, INRIA. 2010, pp.32
Reports
inria-00464356v1
|
- 1
- 2