Filter your results
- 32
- 15
- 22
- 10
- 6
- 3
- 2
- 1
- 1
- 1
- 1
- 8
- 1
- 44
- 6
- 1
- 1
- 3
- 3
- 2
- 1
- 2
- 1
- 2
- 1
- 1
- 1
- 2
- 4
- 3
- 2
- 4
- 5
- 2
- 4
- 2
- 1
- 36
- 11
- 40
- 31
- 11
- 8
- 4
- 4
- 3
- 3
- 3
- 3
- 3
- 3
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 47
- 24
- 15
- 10
- 9
- 7
- 6
- 5
- 4
- 4
- 4
- 4
- 4
- 4
- 4
- 4
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 3
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 2
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
- 1
47 Results
|
|
sorted by
|
|
ARTiS, an Asymmetric Real-Time Scheduler for Linux on Multi-Processor Architectures[Research Report] RR-5781, INRIA. 2005, pp.32
Reports
inria-00070240v1
|
||
|
How to make teenage girls love coding ?womENcourage2017 - 4th ACM Europe Celebration of Women in Computing, ACM, Sep 2017, Barcelona, Spain
Conference papers
hal-01552490v1
|
||
Why to do Without Model Driven Architecture in Embedded System Codesign?The first annual IEEE BENELUX/DSP Valley Signal Processing Symposium, (SPS-DARTS 2005), 2005, Antwerp, Belgium
Conference papers
inria-00565174v1
|
|||
|
Reconfigurable Communication Networks in a Parametric SIMD Parallel System on Chip6th International Symposium on Applied Reconfigurale Computing, ARC 2010, Mar 2010, Bangkok, Thailand. pp.110-121, ⟨10.1007/978-3-642-12133-3_12⟩
Conference papers
inria-00524987v1
|
||
|
A High Level Synthesis Flow Using Model Driven EngineeringGogniat, G.; Milojevic, D.; Morawiec, A.; Erdogan, A. Algorithm-Architecture Matching for Signal and Image Processing, 73, Springer, pp.253-274, 2010, Lecture Notes in Electrical Engineering, 978-90-481-9964-8
Book sections
inria-00524821v1
|
||
|
FPGA Configuration of Intensive Multimedia Processing Tasks Modeled in UML[Research Report] RR-5810, INRIA. 2006, pp.13
Reports
inria-00070214v1
|
||
MDA for SoC Design, Intensive Signal Processing ExperimentFDL'03, ECSI, 2003, Frankfurt, Germany
Conference papers
inria-00565179v1
|
|||
|
FPGA Implementation of Embedded Cruise Control and Anti-Collision RadarEUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, Sep 2006, Dubrovnik, Croatia
Conference papers
inria-00079057v1
|
||
|
Scalable mpNoC for massively parallel systems - Design and implementation on FPGAJournal of Systems Architecture, 2010, 56 (7), pp.278 - 292. ⟨10.1016/j.sysarc.2010.04.001⟩
Journal articles
inria-00525343v1
|
||
|
A Model Driven Design Framework for High Performance Embedded Systems[Research Report] RR-6614, INRIA. 2008, pp.47
Reports
inria-00311115v1
|
||
Towards UML 2 Extensions for Compact Modeling of Regular Complex Topologies - A partial answer to the MARTE RFPMoDELS/UML 2005, ACM/IEEE 8th International Conference on Model Driven Engineering Languages and Systems, 2005, Montego Bay, Jamaica. pp.445-459
Conference papers
inria-00565168v1
|
|||
Sophocles: Cyber-Enterprise for System-on-Chip Distributed Simulation -- Model UnificationIFIP International Workshop on IP Based System-on-Chip Design, 2003, Grenoble, France
Conference papers
inria-00565177v1
|
|||
Visual Data-parallel Programming for Signal Processing Applications9th Euromicro Workshop on Parallel and Distributed Processing, PDP 2001, 2001, Mantova, Italy. pp.105--112
Conference papers
inria-00565183v1
|
|||
|
Gaspard2 UML profile documentation[Technical Report] RT-0342, INRIA. 2007, pp.45
Reports
inria-00171137v2
|
||
|
Communication-Computation overlap in massively parallel System on Chip2014
Other publications
hal-01104157v1
|
||
|
L'informatique, objets d'enseignements -enjeux epistémologiques, didactiques et de formation. Editorial des actes du colloqueColloque Didapro-Didastic 8, Feb 2020, Lille, France
Conference papers
hal-02462392v1
|
||
|
Model Driven Engineering Benefits for High Level Synthesis[Research Report] RR-6615, INRIA. 2008, pp.46
Reports
inria-00311300v1
|
||
|
Master-Slave Control structure for massively parallel System on ChipDSD SEAA - 16th Euromicro Conference on Digital System Design, Sep 2013, Santander, Spain
Conference papers
hal-00906906v1
|
||
|
SCAC-Net: Reconfigurable Interconnection Network in SCAC Massively parallel SoCPDP 2016 - 24th Euromicro International Conference on Parallel, Distributed and Network-Based Processing, Feb 2016, Héraklion, Greece. pp.759-762, ⟨10.1109/PDP.2016.94⟩
Conference papers
hal-01246680v1
|
||
|
L’informatique, objets d’enseignements enjeux épistémologiques, didactiques et de formation2020
Proceedings
hal-02474983v1
|
||
|
Une analyse des exercices d’algorithmique et de programmation du brevet 2017Repères IREM, 2019, 116, pp.47-81
Journal articles
hal-02077738v2
|
||
|
UML2 as an ADL Hierarchichal Hardware Modeling[Research Report] RR-5166, INRIA. 2004
Reports
inria-00071423v1
|
||
|
Hardware/Software Exploration for an Anti-collision Radar SystemMidwest Symposium on Circuits and Systems, Institute of Electrical and Electronics Engineers, IEEE Circuits and Systems Society, Electrical and Computer Engineering Department, Aug 2006, San Juan/ Puerto Rico
Conference papers
inria-00079054v1
|
||
Numérique et Sciences Informatiques, Terminale spécialitéHachette Education, pp.352, 2022, 978-2-01-786634-3
Books
hal-03814079v1
|
|||
A Visual Development Environment for Meta-Computing ApplicationsHCI International 2001, 9th Int'l Conf. on Human-Computer Interaction, 2001, New Orleans, Lousiana, United States
Conference papers
inria-00565182v1
|
|||
Une approche à la SQL du traitement de données intensif dans GaspardRenPar'11, Rencontres Francophones du Parallélisme des Architectures et des Systèmes, 1999, Rennes, France
Conference papers
inria-00565188v1
|
|||
A Design Methodology of MIN-Based Network for MPPSoC on Reconfigurable ArchitectureMohamed Khalgui and Hans-Michael Hanisch. Reconfigurable Embedded Control Systems: Applications for Flexibility and Agility, IGI-Global, pp.209-234, 2011
Book sections
inria-00563719v1
|
|||
|
IP based configurable SIMD massively parallel SoC20th International Conference on Field Programmable Logic and Applications, FPL 2010, Aug 2010, Milano, Italy
Conference papers
inria-00525333v1
|
||
A Model Driven Design Framework for Massively Parallel Embedded SystemsACM Transactions on Embedded Computing Systems (TECS), 2011, 10 (4), pp.1-36. ⟨10.1145/2043662.2043663⟩
Journal articles
inria-00637595v1
|
|||
|
G-MPSoC: Generic Massively Parallel Architecture on FPGAWSEAS Transactions on circuits and systems, 2015, 14
Journal articles
hal-01246675v1
|
- 1
- 2