Search - Archive ouverte HAL Access content directly

Filter your results

85 Results

Rank Revealing QR Methods for Sparse Block Low Rank Solvers

Esragul Korkmaz , Mathieu Faverge , Grégoire Pichon , Pierre Ramet
COMPAS 2019 - Conférence d'informatique en Parallélisme, Architecture et Système, Jun 2019, Anglet, France
Conference papers hal-02326084v1

Exploiting Generic Tiled Algorithms Toward Scalable H-Matrices Factorizations on Top of Runtime Systems

Rocío Carratalá-Sáez , Mathieu Faverge , Grégoire Pichon , Enrique Salvador Quintana-Ortí , Guillaume Sylvand
SIAM PP20 - SIAM Conference on Parallel Processing for Scientific Computing, Feb 2020, Seattle, United States
Conference papers hal-03149953v1
Image document

Sparse Supernodal Solver Using Block Low-Rank Compression

Grégoire Pichon , Eric Darve , Mathieu Faverge , Pierre Ramet , Jean Roman
[Research Report] RR-9022, Inria Bordeaux Sud-Ouest. 2017, pp.24
Reports hal-01450732v3
Image document

Ordonnancement hybride statique-dynamique en algèbre linéaire creuse pour de grands clusters de machines NUMA et multi-cœurs

Mathieu Faverge
Modélisation et simulation. Université Sciences et Technologies - Bordeaux I, 2009. Français. ⟨NNT : ⟩
Theses tel-00453997v1
Image document

LU Factorization for Accelerator-based Systems

Emmanuel Agullo , Cédric Augonnet , Jack Dongarra , Mathieu Faverge , Julien Langou , et al.
9th ACS/IEEE International Conference on Computer Systems and Applications (AICCSA 11), Jun 2011, Sharm El-Sheikh, Egypt
Conference papers hal-00654193v1

On the use of H-Matrix Arithmetic in PaStiX: a Preliminary Study

Mathieu Faverge , Grégoire Pichon , Pierre Ramet , Jean Roman
Workshop on Fast Direct Solvers, Jun 2015, Toulouse, France
Conference papers hal-01187882v1
Image document

Taking advantage of hybrid systems for sparse direct solvers via task-based runtimes

Xavier Lacoste , Mathieu Faverge , Pierre Ramet , Samuel Thibault , George Bosilca
HCW'2014 workshop of IPDPS, May 2014, Phoenix, United States. pp.29-38, ⟨10.1109/IPDPSW.2014.9⟩
Conference papers hal-00987094v1
Image document

Bidiagonalization with Parallel Tiled Algorithms

Mathieu Faverge , Julien Langou , Yves Robert , Jack Dongarra
[Research Report] RR-8969, INRIA. 2016
Reports hal-01389232v2
Image document

Leveraging Task-Based Polar Decomposition Using PARSEC on Massively Parallel Systems

Dalal Sukkari , Hatem Ltaief , David Keyes , Mathieu Faverge
IEEE Cluster 2019, Sep 2019, Albuquerque, United States
Conference papers hal-02272946v1
Image document

Programming Heterogeneous Architectures Using Hierarchical Tasks

Mathieu Faverge , Nathalie Furmento , Abdou Guermouche , Gwenolé Lucas , Raymond Namyst , et al.
[Research Report] RR-9466, Inria Bordeaux Sud-Ouest. 2022, pp.21
Reports hal-03609275v2

Blocking strategy optimizations for sparse direct linear solver on heterogeneous architectures

Mathieu Faverge , Grégoire Pichon , Pierre Ramet , Jean Roman
Sparse Days, Jun 2015, Saint Girons, France
Conference papers hal-01187881v1
Image document

Sparse Supernodal Solver exploiting Low-Rankness Property

Grégoire Pichon , Eric Darve , Mathieu Faverge , Pierre Ramet , Jean Roman
Sparse Days 2017, Sep 2017, Toulouse, France
Conference papers hal-01585622v1
Image document

Designing LU-QR hybrid solvers for performance and stability

Mathieu Faverge , Julien Herrmann , Julien Langou , Bradley Lowery , Yves Robert , et al.
IEEE International Parallel & Distributed Processing Symposium (IPDPS 2014), May 2014, Phoenix, United States
Conference papers hal-00930238v1
Image document

Parallel 3D Sweep Kernel with PARSEC

Salli Moustafa , Mathieu Faverge , Laurent Plagne , Pierre Ramet
HPCC Workshop on HPC-CFD in Energy/Transport Domains, Aug 2014, Paris, France
Conference papers hal-01078364v1
Image document

Implementing a Systolic Algorithm for QR Factorization on Multicore Clusters with PaRSEC

Guillaume Aupy , Mathieu Faverge , Yves Robert , Jakub Kurzak , Piotr Luszczek , et al.
[Research Report] RR-8390, INRIA. 2013, pp.16
Reports hal-00879248v1
Image document

Deciding Non-Compressible Blocks in Sparse Direct Solvers using Incomplete Factorization

Esragul Korkmaz , Mathieu Faverge , Grégoire Pichon , Pierre Ramet
[Research Report] RR-9396, Inria Bordeaux - Sud Ouest. 2021, pp.16
Reports hal-03152932v2

Achieving Numerical Accuracy and High Performance using Recursive Tile LU Factorization

Jack J. Dongarra , Mathieu Faverge , Hatem Ltaief , Piotr Luszczek
Concurrency and Computation: Practice and Experience, 2013, 26 (6), pp.1408-1431. ⟨10.1002/cpe.3110⟩
Journal articles istex hal-00865472v1
Image document

Improving mapping for sparse direct solvers: A trade-off between data locality and load balancing

Changjiang Gou , Ali Al Zoobi , Anne Benoit , Mathieu Faverge , Loris Marchal , et al.
EuroPar 2020 - 26th International European Conference on Parallel and Distributed Computing, Aug 2020, Warsaw / Virtual, Poland. pp.1-16
Conference papers hal-02973315v1
Image document

Harnessing clusters of hybrid nodes with a sequential task-based programming model

Emmanuel Agullo , Olivier Aumage , Mathieu Faverge , Nathalie Furmento , Florent Pruvost , et al.
International Workshop on Parallel Matrix Algorithms and Applications (PMAA 2014), Jul 2014, Lugano, Switzerland
Conference papers hal-01283949v1
Image document

Efficient Parallel Solution of the 3D Stationary Boltzmann Transport Equation for Diffusive Problems

Salli Moustafa , François Févotte , Mathieu Faverge , Laurent Plagne , Pierre Ramet
[Research Report] RR-9116, Inria; EDF Lab. 2017, pp.22
Reports hal-01630208v2
Image document

Supernodes ordering to enhance Block Low-Rank compression in sparse direct solvers

Grégoire Pichon , Eric Darve , Mathieu Faverge , Pierre Ramet , Jean Roman
[Research Report] RR-9238, Inria Bordeaux Sud-Ouest. 2018, pp.1-31
Reports hal-01961675v1
Image document

Task-based randomized singular value decomposition and multidimensional scaling

Emmanuel Agullo , Olivier Coulaud , Alexandre Denis , Mathieu Faverge , Alain Franc , et al.
[Research Report] RR-9482, Inria Bordeaux - Sud Ouest; Inrae - BioGeCo. 2022, pp.37
Reports hal-03773985v2

Exploiting Parameterized Task-graph in Sparse Direct Solvers

Mathieu Faverge , Grégoire Pichon , Pierre Ramet
SIAM Conference on Computational Science and Engineering (CSE19), Feb 2019, Spokane, United States
Conference papers hal-01956963v1
Image document

Evaluation of Dataflow Programming Models for Electronic Structure Theory

Heike Jagode , Anthony Danalis , Reazul Hoque , Mathieu Faverge , Jack Dongarra
Concurrency and Computation: Practice and Experience, In press, pp.23
Journal articles hal-01725804v1

On the use of low rank approximations for sparse direct solvers

Grégoire Pichon , Eric Darve , Mathieu Faverge , Pierre Ramet , Jean Roman
SIAM Annual Meeting (AN'16), Jul 2016, Boston, United States
Conference papers hal-01421376v1
Image document

A NUMA Aware Scheduler for a Parallel Sparse Direct Solver

Mathieu Faverge , Pierre Ramet
Workshop on Massively Multiprocessor and Multicore Computers, INRIA, Feb 2009, Rocquencourt, France. 5p
Conference papers inria-00416502v1

Toward a supernodal sparse direct solver over DAG runtimes

George Bosilca , Mathieu Faverge , Xavier Lacoste , Ichitaro Yamazaki , Pierre Ramet
Parallel Matrix Algorithms and Applications, Jun 2012, Londres, United Kingdom
Conference papers hal-00769030v1

Toward parallel scalable linear solvers suited for large scale hierarchical parallel platforms

Emmanuel Agullo , Mathieu Faverge , Luc Giraud , Abdou Guermouche , Pierre Ramet , et al.
World Congress on Computational Mechanics, Jul 2014, Barcelona, Spain
Conference papers hal-00987110v1
Image document

Achieving High Performance on Supercomputers with a Sequential Task-based Programming Model

Emmanuel Agullo , Olivier Aumage , Mathieu Faverge , Nathalie Furmento , Florent Pruvost , et al.
[Research Report] RR-8927, Inria Bordeaux Sud-Ouest; Bordeaux INP; CNRS; Université de Bordeaux; CEA. 2016, pp.27
Reports hal-01332774v1

Exploiting Modern Manycore Architecture in Sparse Direct Solver with Runtime Systems

Grégoire Pichon , Mathieu Faverge , Pierre Ramet
SIAM Conference on Computation Science and Engineering (CSE'17), Feb 2017, Atlanta, United States
Conference papers hal-01421383v1