Formal Evaluation of the Robustness of Dual-Rail Logic Against DPA Attacks
Résumé
Based on a first order model of the switching current flowing in CMOS cell, an investigation of the robustness against DPA of dual-rail logic is carried out.