Low temperature CMOS-compatible JFET’s
J. Vollrath

To cite this version:
J. Vollrath. Low temperature CMOS-compatible JFET’s. Journal de Physique IV Proceedings, 1994, 04 (C6), pp.C6-81-C6-86. 10.1051/jp4:1994613. jpa-00253107

HAL Id: jpa-00253107
https://hal.science/jpa-00253107
Submitted on 1 Jan 1994

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Low temperature CMOS-compatible JFET's

J. Vollrath

Solid State Electronics Laboratory, Technical University of Darmstadt, Schloßgartenstrasse 8, 64289 Darmstadt, Germany

Abstract: JFETs used as input transistors for CMOS preamplifiers can improve the input sensitivity due to their lower $1/f$ noise. Cryogenic JFET's can be realized by increasing the channel doping concentration to prevent carrier freeze-out. This paper deals with the properties of fabricated cryogenic, CMOS compatible JFET's. Process parameters for a cryogenic JFET technology are presented. Static measurements of these JFET's between room temperature and 4 K made it possible to extract JFET model parameters $V_p$ and $\beta$ for circuit simulations. These measurement results are compared with the temperature dependence of mobility and ionisation. Noise parameters could be measured at different temperatures with various geometries and doping levels of JFET’s.

1 INTRODUCTION

Infrared detectors, sensors in space and basic physical research experiments operate at very low temperatures /1/. It is convenient to minimize signal loss by placing signal processing electronics operated at low temperatures near the sensors. Cryogenic CMOS-technologies were developed to satisfy these needs /2,3/. Problems for small signal detectors arise due to the $1/f$ noise level of CMOS-preamplifiers. Since JFET’s show lower $1/f$ noise than CMOS devices it should be possible to use JFETs to improve circuit performance.

At low temperatures JFET’s show carrier freeze-out of the channel doping. This can be overcome. Measurements and theory show lower carrier freeze-out with higher channel doping concentrations, as the ionization energy depends on the doping concentration /4/. An equation for the ionization energy is given by /5/:

$$E_a = 0.0438eV - 4.08 \cdot 10^{-8}eVcm (N_A)$$

Increasing the channel doping concentration $N_A$ to $1 \times 10^{18}cm^{-3}$ minimizes the ionization energy $E_a$. No carrier freeze-out at lower temperatures will occur. Special CMOS-compatible JFET’s for low-temperature operation can be fabricated /6/.
2 PROCESS PARAMETERS

Process parameters can be determined if channel doping concentration \( N_A \) and channel depth \( a \) is known. A breakdown voltage of 10 volts limits the maximum channel doping. To achieve a reasonable pinch-off voltage \( V_P \) it is necessary to realize a small channel depth \( a \).

\[
V_P = \frac{qN_Aa^2}{2\varepsilon_s}
\]

(2)

\( q \) is the charge of an electron and \( \varepsilon_s \) the dielectric constant of silicon. A channel doping of \( 1 \cdot 10^{18} \text{cm}^{-3} \) and a pinch-off voltage of 1 V leads to a channel depth of 35 nm.

![Doping profile](image1)

![Crossection and geometry of JFET's](image2)

CMOS-technology provides drain and source implants which can be used for the gate of the JFET. An additional channel implantation is necessary to control the electrical parameters of the JFET. Process parameters for the channel implantation could be found by ICECREM and SPICES simulations. To achieve a maximum channel doping with a small channel depth, gate and channel should be implanted with a minimal implantation energy and a short annealing time. The resulting doping profile is shown in figure 1. A 90 nm stray oxide was deposited by dry oxidation. A dose of \( 1 \cdot 10^{15} \text{cm}^{-2} \) phosphorus was implanted with 70 keV for the gate. The channel was realized by implanting \( 2 \cdot 10^{14} \text{cm}^{-2} \) boron with 40 keV. Annealing at 900°C for 20 min activated the dopants.

To develop cryogenic JFET's a test chip was designed. Figure 2 shows a crossection and three basic layouts of the JFET's. An ring-JFET, where the drain is surrounded by gate and by source brings the advantage of a small gate input capacitance. A checkboard structure provides a large width \( W \) with a minimum area needed for the transistor. Also a simple standard design was made. The n-well of a standard CMOS-process forms the isolation and the second gate of the ring-JFET. These designs were realized with different \( W/L \) ratios, to compare the dependence between electrical properties and layout.
3 THEORIE AND MEASUREMENTS

A simple JFET-model includes the threshold-voltage $V_{TO}$, the transconductance $\beta$ and the output conductance $\lambda$.

$$I_{DS} = \begin{cases} 
0 & : V_{GS} - V_{TO} \geq 0 \\
\beta (V_{GS} - V_{TO})^2 (1 + \lambda \cdot V_{DS}) & : 0 > V_{DS} > V_{GS} - V_{TO} \\
\beta V_{DS} [2 (V_{GS} - V_{TO}) - V_{DS}] (1 + \lambda \cdot V_{DS}) & : 0 > V_{GS} - V_{TO} \geq V_{DS}
\end{cases}$$

where

$$\beta = \frac{I_{p}}{V_{p}} = \frac{q^2 \mu_p N_A^2 W a^2}{\epsilon_s L} \left( \frac{2 \epsilon_s}{q N_A a^2} \right)^2 = \frac{4 W \mu_p \epsilon_s}{a L}$$

and

$$V_{TO} = V_{bi} - V_{p} = V_{bi} - \frac{q N_A a^2}{2 \epsilon_s}$$

The temperature dependence of ionized dopants $N_A$, mobility $\mu_p$ and build-in-voltage $V_{bi}$ determine the temperature behaviour of the model parameters $\beta$ and $V_{TO}$.

Lengeler shows in [7] the equations for the number of free electrons and the fermi level. Similar expressions can be found for holes.

Theoretical expressions for the number of free electrons and holes are:

$$N_D \geq N_A \geq \frac{1}{2} N_C e^{-\frac{E_C - E_D}{kT}}$$

and

$$n = \frac{N_D - N_A}{N_A} N_C e^{-\frac{E_C - E_D}{kT}}$$

$$E_F = E_C - E_D + kT \ln \frac{N_D - N_A}{2 N_A}$$

The density of states $N_C$ and $N_V$ are the effective density of states. Figure 3 shows the calculated temperature dependence of the number of free carriers. At high doping concentrations the number of free carriers is proportional to $T^4$. Lower doping concentrations lead to a steep decrease of free carriers with lower temperatures.

$$\mu_p \left[ \frac{cm^2}{V_s} \right]$$

Dorkel and Leturcq developed in [8] a model of the mobility $\mu_p$. Results of the modeling are shown in figure 4. The mobility has a maximum. The position of the maximum depends on the
doping concentration. Higher doping concentrations shift the maximum to higher temperatures. Carrier concentration and mobility are compared with the behavior of \( \beta \) and \( V_{TO} \). Transfer and output characteristics at different temperatures of the above mentioned transistors provided the database for automated model parameter extraction of \( \beta \) and \( V_{TO} \) (figure 5). \( \beta \) decreases from room temperature to 4 K by a factor of 10000, but there is still a voltage amplification of about 10 at 4 K. This behavior can be basically explained by the decrease of the number of free carriers. Lower channel concentrations due to the gaussian doping profile in the channel, lead to carrier freeze-out in the lower doped region of the channel and reduce the channel depth \( a \). It is difficult to calculate the physical model parameters. A mathematical approach was chosen.

\[
\beta = \left( \frac{3.84 \frac{pA}{V^2 K}}{T^{-5.5} + 2.25pK^{-1}T^{0.565}} + 23.3 \mu \frac{A}{V^2 K} T \right) \frac{W}{L}
\]

(6)

The derivation of the modelling to measurements is less than 10 percent.

Figure 5: Temperature dependence of \( V_p \) and \( \beta \)

Threshold voltage \( V_{TO} \) has two components: pinch-off-voltage \( V_p \), due to the dopants in the space charge region, and the built-in-voltage \( V_{bi} \), due to the different doping concentrations in the channel and the gate. \( V_{bi} \) increases and \( V_p \) decreases with lower temperatures. Since it is difficult to determine the correct doping density \( N_A \) and channel depth \( a \) a mathematical model was chosen.

\[
V_{TO} = -97mV \cdot (T K^{-1})^{0.476} - 78.5mV(T K^{-1})^{-0.57}
\]

(7)

Figure 7 shows some measured and modeled transfer characteristics at different temperatures. The agreement is quiet good.
4 NOISE MEASUREMENTS

Noise measurements with three different cryogenic JFET’s were made (table 1).

<table>
<thead>
<tr>
<th>T [K]</th>
<th>W/L</th>
<th>(\tilde{I}_{DS}(1Hz)) [dBA/(\sqrt{Hz})]</th>
<th>(I_{DS}) [A]</th>
<th>(K_F) [A]</th>
<th>(g_m) [S]</th>
<th>(A_F) [V²]</th>
<th>(\varepsilon_n(1Hz)) [V/(\sqrt{Hz})]</th>
</tr>
</thead>
<tbody>
<tr>
<td>293</td>
<td>40/4</td>
<td>-201</td>
<td>300n</td>
<td>2.6 (\cdot 10^{-14})</td>
<td>6.7µ</td>
<td>1.8 (\cdot 10^{-10})</td>
<td>13µ</td>
</tr>
<tr>
<td>293</td>
<td>40/4</td>
<td>-185</td>
<td>10µ</td>
<td>3.1 (\cdot 10^{-14})</td>
<td>75µ</td>
<td>5.6 (\cdot 10^{-11})</td>
<td>7.5µ</td>
</tr>
<tr>
<td>293</td>
<td>40/4</td>
<td>-178</td>
<td>100µ</td>
<td>1.6 (\cdot 10^{-14})</td>
<td>250µ</td>
<td>2.5 (\cdot 10^{-11})</td>
<td>5µ</td>
</tr>
<tr>
<td>293</td>
<td>20/4</td>
<td>-178</td>
<td>100µ</td>
<td>1.6 (\cdot 10^{-14})</td>
<td>125µ</td>
<td>1.0 (\cdot 10^{-10})</td>
<td>10µ</td>
</tr>
<tr>
<td>293</td>
<td>20/4</td>
<td>-188</td>
<td>10µ</td>
<td>1.6 (\cdot 10^{-14})</td>
<td>44µ</td>
<td>8.2 (\cdot 10^{-11})</td>
<td>9µ</td>
</tr>
<tr>
<td>77</td>
<td>40/4</td>
<td>-228</td>
<td>1µ</td>
<td>1.6 (\cdot 10^{-17})</td>
<td>6µ</td>
<td>4.4 (\cdot 10^{-13})</td>
<td>664n</td>
</tr>
<tr>
<td>77</td>
<td>40/4</td>
<td>-214</td>
<td>3µ</td>
<td>1.3 (\cdot 10^{-16})</td>
<td>11µ</td>
<td>3.3 (\cdot 10^{-12})</td>
<td>1.8µ</td>
</tr>
<tr>
<td>77</td>
<td>2425/5</td>
<td>-188</td>
<td>100µ</td>
<td>1.5 (\cdot 10^{-15})</td>
<td>436µ</td>
<td>8.3 (\cdot 10^{-13})</td>
<td>913n</td>
</tr>
<tr>
<td>77</td>
<td>2425/5</td>
<td>-191</td>
<td>30µ</td>
<td>2.6 (\cdot 10^{-15})</td>
<td>196µ</td>
<td>2.1 (\cdot 10^{-12})</td>
<td>1.4µ</td>
</tr>
<tr>
<td>77</td>
<td>2425/5</td>
<td>-193</td>
<td>3µ</td>
<td>1.7 (\cdot 10^{-14})</td>
<td>42µ</td>
<td>2.8 (\cdot 10^{-11})</td>
<td>5.3µ</td>
</tr>
<tr>
<td>77</td>
<td>2425/5</td>
<td>-190</td>
<td>1µ</td>
<td>1.0 (\cdot 10^{-13})</td>
<td>19µ</td>
<td>2.7 (\cdot 10^{-10})</td>
<td>16µ</td>
</tr>
<tr>
<td>4</td>
<td>40/4</td>
<td>-230</td>
<td>30n</td>
<td>3.3 (\cdot 10^{-16})</td>
<td>57n</td>
<td>3.1 (\cdot 10^{-9})</td>
<td>55µ</td>
</tr>
<tr>
<td>4</td>
<td>2425/5</td>
<td>-212</td>
<td>226n</td>
<td>2.8 (\cdot 10^{-15})</td>
<td>410n</td>
<td>3.9 (\cdot 10^{-9})</td>
<td>62µ</td>
</tr>
<tr>
<td>4</td>
<td>2425/5</td>
<td>-228</td>
<td>30n</td>
<td>5.2 (\cdot 10^{-10})</td>
<td>97n</td>
<td>1.6 (\cdot 10^{-9})</td>
<td>40µ</td>
</tr>
</tbody>
</table>

Table 1: Noise parameters of cryogenic p-channel JFETs for different temperatures

The equivalent input voltage \(\varepsilon_n\) decreases with a higher current \(I_{DS}\). \(\varepsilon_n\) is very high for these JFET’s and equal compared to MOSFET’s. At 77 K the noise decreases and the noise data at 77 K show nearly no dependence on W and L. Detailed measurements showed high gate leakage currents. Noise measurements on a chip with a lower channel doping concentration showed also such high noise levels. Probably problems with the fabrication process lead to high leakage currents, due to the metallization process.
5 CONCLUSION

A special fabrication process leads to CMOS compatible JFET's. Normal operation at cryogenic temperatures was measured. Mathematical model parameters for $\beta$ and $V_{TO}$ could be obtained. Noise levels of fabricated devices were comparable to CMOS devices, due to high reverse gate-drain currents. A different metallization process with a diffusion barrier will probably overcome this problem. A new batch of chips is currently under fabrication.

6 LITERATURE


