

TRENDS IN INDIUM PHOSPHIDE MICROELECTRONICS

A. Scavennec

▶ To cite this version:

A. Scavennec. TRENDS IN INDIUM PHOSPHIDE MICROELECTRONICS. Journal de Physique Colloques, 1988, 49 (C4), pp.C4-115-C4-123. 10.1051/jphyscol:1988424 . jpa-00227922

HAL Id: jpa-00227922 https://hal.science/jpa-00227922

Submitted on 4 Feb 2008

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

TRENDS IN INDIUM PHOSPHIDE MICROELECTRONICS

A. SCAVENNEC

Laboratoire de Bagneux, Centre National d'Etudes des Télécommunications, 196, Av. Henri Ravera, F-92220 Bagneux, France

<u>RESUME</u> - Parallèlement à l'optoélectronique 1,3 - 1,5 µm, et grâce à des propriétés de transport électroniques remarquables, une microélectronique sur les matériaux à base de InP se développe actuellement. Après quelques rappels sur les propriétés des matériaux InP et GaInAs, les diverses structures de transistors actuellement étudiées sont décrites, avec leurs mérites respectifs. Une analyse est ensuite présentée, portant sur les évolutions technologiques et les domaines d'application.

<u>ABSTRACT</u> - Together with 1,3 - 1,5 μ m optoelectronics, a microelectronic technology is presently developing on InP-based materials, owing to their remarkable transport properties. After general considerations on InP and GaInAs properties, various transistor structures are presented and their comparative merits discussed. This is followed by an analysis of current trends in technology and fields of applications.

1 - INTRODUCTION

In the past 15 years, a large interest has concentrated on gallium arsenide (GaAs) devices for both microelectronic (GaAs MESFETs) and optoelectronic applications (AlGaAs/GaAs lasers and LEDs). This technology is now rather well-established, even if digital applications of GaAs MESFETs are unrestly facing progresses in silicon technology. More recently, another III-V material, InP, exhibiting similar potentialities in the fields of optoelectronics and microwave or high-speed applications, has experienced a renewed interest, mainly because of the shift in interest towards higher wavelengths for optical fiber transmissions. In spite of a higher susceptibility of the material to technological treatments than GaAs, InP-based optoelectronic devices are now fabricated and are commercially available. Conversely, no InP-based transistor has established itself as the plow-horse of an InP-based microelectronic technology, although a large research effort is building up worldwide in the investigation of various structures of field effect or bipolar transistors. This should soon result in reliable high-performance devices taking advantage of the attractive electronic transport properties of InP and of GaInAs, a ternary compound which, lattice-matched to InP, exhibits a mobility of more than 10000 cm²/Vs.

2 - ELECTRONIC TRANSPORT IN InP AND GaInAs

Like in GaAs, electron mobility in InP and GaInAs is much higher than hole mobility, which favors n-channel FET or npn bipolar structures. With drift mobilities of 4000 and 10000 cm²/Vs. respectively at room temperature, both materials exhibit a similar high drift velocity, of the order of 2.5 10⁷ cm/s for 1 µm long gate devices (Figl). This value, somewhat higher than in GaAs, mostly results from the larger separation between Γ and L valleys in the conduction band, confining electrons in the high mobility Γ valley till they gain an energy larger than about 0.5 eV from the electric field. Even for transistors with submicron gate length, this superiority of InP and GaInAs over GaAs is expected to remain valid /1/. Also related to the higher $\Delta F_{\Gamma L}$ value is the more prononced negative resistance behaviour used in Transferred Electron (Gunn) Devices (TEDs).

In table I, some parameters of interest regarding electronic properties of InP, GaInAs and AlInAs are given. This third compound is increasingly being used as a high bandgap material to confine electrons in the channel of GaInAs FETs, thanks to the large conduction band discontinuity with GaInAs. Unfortunately good quality AlInAs is difficult to grow by MBE or MO-VPE, with usual mobility in the 1000-2000 cm²/Vs. range. Recently figures between 3000 and 4000 cm²/Vs have been reported with both growth techniques; This illustrates the rapid improvement currently experienced in the epitaxial growth of InP-based material. It is also important to emphasize in table I, the small bandgap of GaInAs resulting in its high mobility but also in a low bulk resistivity, high temperature sensitivity and large impact ionization coefficients (fig. 2).

	InP		GaInAs		AlInAs
E _G (eV)	1.35		0.75		1.45
MOBILITY (cm ² /Vs)	4000		10000		3500
ΔE_{rl} (eV)	0.6		0.55		0.61
DRIFT VELOCITY (10 ⁷ cm/s)	2.5		2.5		
BULK RESISTIVITY (Acm)	10 ⁸		2.10 ³		
BARRIER SCHOTTKY HEIGHT $\Phi_{Ba}(eV)$	0.4		0.2		0.6/0.8
⊿E _C (eV)		0.2		0.55	

Table 1: Physical parameters of InP and lattice-matched GaInAs and AlInAs.

3 - KEY ASPECTS OF AN InP-BASED MICROELECTRONIC TECHNOLOGY

While n⁺ doped substrates with a very low dislocation density are now available for optoelectronic devices, high quality semi-insulating (S.I.) substrates are not yet available. Because of an insufficient purity of starting materials, the resistivity of undoped crystals is usually only marginal (residual doping : a few 10^{15} cm⁻³ - n type). Semi-insulating material (107-108 Ω cm) is obtained by compensation of residual donors by Fe atoms with a concentration which increases from seed to queue of the ingot (for instance $10^{16} - 10^{17}$ cm^{-3}). Like in Cr doped GaAs, Fe atoms tend to redistribute under annealing, resulting in thermal unstability. Moreover a reproducible process for surface preparation (polishing) is not yet perfectly established. Obviously more work is necessary before S.I. substrates of adequate quality becomes available.

Actually most devices are fabricated from epitaxial layers, generally grown on a buffer layer preventing detrimental pollution from the substrate. VPE but more often MO-VPE or MBE are presently used for the growth of these structures. A good homogeneity of the grown layers (composition thickness, doping level) is then necessary not only to maintain the lattice matching condition in the case of heterostructure - which is not critical in the AlGaAs-GaAs system- but mainly to provide a small dispersion in threshold voltage. Very encouraging results have already been obtained in that respect /2/: a deviation of only \pm 1.5 % over 2 inch substrates of the sheet carrier concentration.



IONIZATION COEFFICIENTS (cm⁻¹ 10⁴ 103 T= 300 К 10² 1 2 3 (ELECTRIC FIELD $)^{-1}$ (10^{-6} cm/V)

under static electric field.



Another important point which illustrates the difficulty faced in establishing an InP microelectronic technology is the material fragility : not only InP is more brittle than GaAs, making the handling of 2 or 3 inch wafers more critical, but also InP, and GaInAs as well, are quite sensitive to bombardment by energetic species as found in usual plasma etching or deposition systems. For instance Ar ion milling of InP surfaces even at low energy (300 V) degrades the material quality and results in the formation of an In rich surface layer unless special care such as cooling the slice at liquid nitrogen temperature is taken /3/. InP, and to a lesser extent GaInAs, also tends to decompose at relatively low temperature with preferential evaporation of the group V element (around 350°C under ultrahigh vacuum for InP /4/). Although this phenomenum can be fought by encapsulation, or phosphorus or arsenic overpressure, it obviously requires adjustements in the processing techniques previously developed for GaAs devices and circuits. Satisfactory techniques for surface protection are now available for diffusion and implantation annealing.

Related to its surface unstability, passivation is a very important issue for the reliability of InP-based devices : it is well-known that reverse biased GaInAs p-n junctions, when exposed to atmosphere, tend to degrade with conductive paths appearing at the surface, possibly associated with the formation of an In_{203} conductive layer. This problem has so far received limited answers. Only the development of suitable passivation schemes (PECVD SiN for instance in the case of GaInAs PIN or avalanche photodiodes /5/) allows the development of stable devices. This passivation issue, which also hampered for quite a while the development of a viable GaAs MESFET technology, is now well addressed, partly due to the large interest in establishing a MISFET technology on InP and GaInAs, motivated by the attractive low surface state density observed on these materials.

To conclude this paragraph, a few considerations on metal-semiconductor contacts are now given : with most metals, InP and GaInAs surface tend to be pinned quite close to the conduction band. This has so far hampered the development of a MESFET technology on these materials. It has also partly motivated the use of AlInAs in various FET structure, owing to a larger Schottky barrier height, between 0.6 and 0.8 eV (see Table I). This Fermi level pinning at the surface is also put forward to explain the low and high resistivity of contact on n-type and p-type materials respectively, with some recent improvement in the latter case /6/,/7/. A technology for InP-based microelectronics is still far from being fully established ; but important progress is continuously being made. Such progress is presently investigated.

4 - InP FETs

First attempts to develop an InP MESFET technology have met limited success, due to the low Schottky barrier height. Since then, different schemes have been proposed to overcome this situation : for instance by adding a thin dielectric layer between the semiconductor surface and the gate metallization /8/ or more recently by use of a shallow diffusion converting a thin surface layer - completely depleted of carriers in actual operation - to p-type /9/. It has also been shown that by a suitable choice of the gate metal (Cd), a larger Schottky barrier appears /10/. None of these approaches has already established itself as a viable process so far, even though such a technology has been used in the fabrication of a monolithic laser-FET device /11/.

InP junction FETs have also been investigated, in particular with fully ion-implanted structures /12/. A major achievement has been the control of a shallow, abrupt p^+n gate junction, thanks to a co-implantation process. Submicron gate planar structures are difficult to fabricate, with the requirement of aligning the metal gate onto the p^+n region. This can be overcome by subsequent etching with the gate metal as a mask. More investigations are still needed to ascertain the viability of this structure (gate contact resistivity, mesa gate passivation) but promising results have already been obtained /13/. It is worth illustrating the potential of InP JFETs by noting that the monolithic receiver with the best sensitivity at 1.3 μ m (-36.5 dBm at 200 Mbit/s) has been fabricated with InP JFETs /14/.

However most of the research devoted to InP FETs has so far focused on MISFETs : it was recognized quite early that the interface state density of insulator/InP could be very low, below $10^{12}/\text{cm}^2$ eV, in contrast to the situation with GaAs. Moreover in the prospect of a power transistor, a MISFET structure appears quite attractive. This was actually clearly demonstrated by the excellent results reported on a SiO₂ gate power MISFET : 3 W/mm /15/.

Unfortunately InP MISFETs are prone to large threshold voltage drift, in operation, due to unstability of the insulator-semiconductor interface. InP native oxydes, as usually grown exhibit poor dielectric properties. Good characteristics were reported however, with the oxidation of InP through an Al_2O_3 film /16/. This oxidation scheme leads to the formation

of a polyphosphate insulator, as recently identified. The direct formation of such an insulator by other means is obviously a promising technique /17/. As an alternative to oxidation, both nitridation and sulfidation have been investigated. In spite of an excellent effective mobility ($3500 \text{ cm}^2/\text{Vs}$) characteristic of a low density of fast interface states, the dielectric quality of the thermally grown sulfide insulator doesn't allow the fabrication of transistors with low current drift /18/. Actually it is a second approach to the realization of MISFETs that has received most of the attention : that is the deposition of a dielectric film (SiO₂, SiN, Al₂O₃, PN, ...) using a large number of techniques, from e-beam evaporation to CVD. Most of them lead to a low density of interface states, and then acceptable mobility. However, drain current drift in CW operation, due to trapping and evidenced by hysteresis of C-V MIS diodes characteristics, remains a major obstacle to the development of an InP MISFET technology /19/.

Several criteria to be fulfilled in order to obtain an acceptable MIS structure are now well accepted : a good stoechiometry of the very first atomic layers of the InP surface, implying no high-temperature treatment or surface bombardment creating P vacancies ; a very thin interface layer, requiring in situ etching /20/, possibly As passivation /21/; a high quality dielectric. Simultaneous obtention of those characteristics is a real challenge : conventional CVD, indirect PECVD /22/, UV enhanced CVD /23/, flash CVD /24/, have in particular shown much promise in that respect, as evidenced by the reasonable drift behaviour reported with such techniques /25/. Obviously real progress has been made in recent years in the understanding and control of InP MISFETs drift behaviour. Although this problem has not yet received a fully satisfactory answer, continuous improvement is observed (fig.3), opening the door to a MISFET technology, which would be a major breakthrough in III-V microelectronics.



Figure 3: Drift behaviour of the drain current of enhancement-mode InP MISFETs after a 2V step is applied on the gate. V_{ds} = 0.1V.

5 - GaInAs FETs

Ga0.47In0.53 As lattice-matched to InP is a very promising material, with a high mobility and high saturation velocity. Moreover with a low-bangap, it is particularly suited for the absorption of light at wavelength of 1.3 and 1.55 µm. For these reasons, GaInAs transistors have received much attention in recent years. But which FET structure is the best is not clear yet, with continuous improvements being reported for the various structures (fig. 4). This progress can be clearly associated to the better quality of material grown by MBE or MOVPE including more efficient buffer layers at the substrate interface. As with InP, GaInAs MESFETs have not received much attention, due to the low Schottky barrier height. A few attempts have been reported recently aiming at artificially increasing the barrier height by inserting a thin insulating layer between the metal gate and the GaInAs channel or by the use of a Cd gate electrode.

The most popular GaInAs structure has long been the homojunction FET (JFET). Many different approaches have been reported for defining the gate : blanket p diffusion or implantation followed by gate layer etching, p-n junction epitaxial growth, selective diffusion or implantation,...with compromise to be found between gate length reduction and gate junction passivation. While selectively diffused or ion-implanted gate may be naturally passivated by the diffusion or implantation mask /26//27/, no efficient scheme has yet been reported for mesa etched gate. Better performance can be obtained with

heterojunction FETs (HJFETs) : selective etching of a p^+ InP gate layer down to a gate length of 0.5 μ m has already been reported with a f_{max} of 60 GHz /28/, but the critical passivation problem has still to be solved.

GaInAs MIS structures, like InP ones, are characterized by a low interface state density (> 10^{12} cm⁻² eV⁻¹) allowing the fabrication of MISFETs. Moreover, and this is probably attributable to the better surface stability of GaInAs, several Laboratories have already reported a quite acceptable drain current drift behaviour /29/. For instance with a self aligned structure with a SiO₂ UVCVD gate dielectric, a drain current drift of only 2 % in 70 hours has been mentionned /30/, allowing the fabrication of test circuits and microwave transistors with a 45 GHz fmax. Similar results (3 % in 30 hours) have since been reported on depletion mode GaInAs transistors with SiN gate dielectric deposited in a multipolar plasma after in situ native oxide removal /31/. The MISFET technology, only scarcely addressed till now, obviously offers much promise, in particular for logic applications and optoelectronics.



Figure 4: Schematic GaInAs FET structures (a): MESFET (c): Depletion-mode MISFET (e): MODFET (b): JFET (d): Inversion-mode MISFET (f): "MIS"FET

In the last 10 years AlGaAs/GaAs heterostructure FETs have been widely studied as an alternative to conventional GaAs MESFETs. Known in their original design as TEGFETs, MODFETs or HEMTs, they showed superior performances in terms of transconductance, cut-off frequency and noise figure. A parallel development has been experienced very recently with AlInAs/GaInAs heterostructure FETs, which offer a major advantage over their GaAs-based counterparts : the conduction band discontinuity, close to 0.55 eV (0.25 eV for usual AlGaAs/GaAs MODFETs) allows a much higher electron sheet concentration (about 3.10^{12} cm⁻³) while preventing a parasitic channel to appear in the AlInAs barrier over a wider range of bias condition ; only drawbacks : a slightly lower Schottky barrier height (0.6-0.8 eV depending on AlInAs quality) and a material which has not yet reach the quality of AlGaAs. Several Laboratories have developed such heterostructure FETs which already outperform their GaAs counterparts of comparable gate length /32/. Since the report by NEC of a transistor with a transconductance of 440 mS/mm at room temperature, progress has been very fast, in particular with respect to high frequency performances (fig. 5). Recently devices with 1080 mS/mm transconductance and 175 GHz transition frequency for 0.1 µm gate length, with a minimum noise figure of 0.8 dB at 63 GHz (AG : 8 dB) for 0.2 µm gate length were reported /33/.

While the MODFET structure uses a doped barrier, which can act as a parasitic channel and be responsible for a high gate leakage current, other designs have been studied, directly derived from the AlGaAs/GaAs experience, with an undoped barrier, such as the inverted MODFET and the "MISFET". Such structures usually exhibit lower gate current, lower transconductance and gate capacitance than conventionnal MODFETs. Still their high frequency performance remains very attractive, as illustrated by the 100 GHz f_{max} reported by Bendix for a 0.7 µm long gate structure with a 200 Å thick channel doped to 4.10^{18} cm⁻³ /34/. With a more conventionnal channel (1000 Å with 2.10¹⁷ cm⁻³ doping) a 40 GHz f_{max} was obtained at CNET-Bagneux on 1 µm gate length devices /35/. Moreover a very good uniformity is expected for undoped barrier FETs with a conduction band discontinuity close to the Schottky barrier height; this is an important point for circuit applications. Worth mentioning in the prospect of circuits are the 280 mS/mm transconductance and near-zero threshold voltage reported by Sony on self-aligned refractory gate devices with 5 µm gate length /36/.

While improvement in AlInAs/GaInAs heterostructure FETs growth and processing is continuing, first promising results were reported recently with identical structures but for an InP channel : on 1 μ m gate devices with a doped channel a transconductance of 155 mS/mm was measured and an f_{max} of 42 GHz inferred from S parameters measurements /37/. With pseudomorphic AlGaAs/GaInAs, heterostructure FETs as an example,pseudomorphic AlInAs/GaInAs, AlInAs/InP, AlGaAs/InP, GaInP/GaInAs have also been investigated; No clear improvement in performance as compared to lattice-matched devices has been demonstrated so far.



Figure 5: Increase in transconductance over the years illustrating the improvement in material quality. Only FETs with gate length >0.5 micron have been considered.



Figure 6: Variation of the transition frequency of GaInAs FETs with different structures versus gate length.

6 - GaInAs HETEROJUNCTION BIPOLAR TRANSISTORS

Bipolar transistors can also be fabricated from InP-based materials : as in Si or GaAs, they offer potential improvement over FETs in terms of drive capability, threshold voltage homogeneity, at the expense of a more complex processing technology. While the AlGaAs/GaAs HBT technology in now developing rapidly, the same HBT technology can also be envisionned on InP-based materials, with the associated advantages : low base sheet resistance, low emitter capacitance. With different material combinations available for the fabrication of HBTs, most investigations have rapidly concentrated on npn structures with a GaInAs base, and either GaInAsP or AlGaInAs emitter. These bipolar transistors have very interesting potentialities ; actually recent developments in the AlGaAs/GaAs HBT technology have shown that the device speed is now approaching a limit set by the transit time of electrons through the base and collector. The superior transport properties of InP-based materials could then allow an extension of the frequency range of operation of HBTs, with the additionnal advantage for circuit applications of a lower emitter-base voltage. Also of interest are the better behaviour of InP/GaInAs HBTs at low current density, resulting from the lower surface recombination velocity. This, as well as the invertibility of wide-bandgap emitter and collector, may be especially interesting in I^2L circuits.

However, the HBT technology is far more complex than the FET's one, and many technological problems have to be solved before a viable technology is established : abrupt p-n junctions, graded heterojunctions, isolation, passivation, non-diffusing contacts, ... Very promising results have already been obtained, in particular InP/GaInAs DHBTs grown by gaz source MBE with a transition frequency of 18 GHz for 5 μ m emitter stripe width /38/, and devices grown by MOVPE with a current gain of 11000 /39/. In the AlGaInAs/GaInAs system, a current gain of 1200 and a transition frequency of 1.7 GHz for devices with 20 μ m emitter stripe width have been measured /40/. Undoubtedly, these characteristics will soon be improved, taking into account the general improvement of the technology of InP-based materials.

7 - FROM DEVICES TO CIRCUITS

An important point has to be made : no InP-based microrelectronic device or circuit, with the exception of microwave Gunn diodes, has yet been developed, sold or used in systems, although a few companies intend to do so shortly. For the time being, most efforts are devoted to the demonstration of the feasibility of transistors or circuits. Low complexity circuits have been fabricated for demonstration of either logic or optoelectronic functions. Between 1980 and 1984 several InP MISFET ICs have been reported in the United States under Navy funding /41/. Such circuits were not able to operate DC, because of the drift in transistor characteristics. More recently GaInAs FET ICs have also been reported (GaInAs MISFET ring oscillator with a propagation delay time of 50 ps/gate /42/, GaInAs JFET base band amplifier). Most attention is presently focusing on using AlInAs/GaInAs heterostructure FET for digital ICs. In spite of a report by NEC on the dispersion of the sheet carrier concentration over a 2 inch wafer, almost no data is presently available on the threshold voltage dispersion of processed transistors. The quality of AlInAs material for instance is probably not yet sufficient to allow a reproducible threshold from wafer to wafer. A larger number of reports is now available on the use of InP-based transistors in optoelectronic circuits. Since the first demonstration in 1979 of an IC associating one GaInAs PIN and one FET /43/ a large interest has developed in the area of InP-based OEICs, particularly in Japan. A variety of InP and GaInAs FETs, and even bipolars, have been used in the fabrication of laser drivers or photodetector amplifiers. This large interest originates mainly from the expected improvement in performances, resulting from the reduction of interconnection reactances, as well as in cost and compacity. However the fabrication of high performance OEICs has so far been hampered by the necessary compromising for integrable structures of optoelectronic and microelectronic devices. Very significant achievements have been reported however, on either simple receiver circuits associating a photodiode and a transistor /44/ or even more complex circuits as recently reported by ATT Bell (GaInAs PIN plus 8 InP JFET amplifier /14/). Very informative is the analysis of the current trend in the increase in performance of monolithic photoreceivers : the sensitivity is steadily improving by about 2.5 dB/year since a few years and within 2 years from now, monolithic receivers should surpass their hybrid counterparts. Quite interestingly, a parallel evolution is presently observed with GaAs OEICs, with the recent report of a GaAs receiver exhibiting a sensitivity of -39 dBm at 250 Mbit/s, equivalent to the one of non-avalanching diode hybrid receivers at 0.85 µm wavelength /45/.

A similar evolution is observed with monolithic transmitters for which increasing bandwidths are being reported /11/. The variety of transistors, with InP or GaInAs channel used in these demonstration circuits still illustrates clearly the current uncertainty as to which transistor structures are the more promising.

8 - PROSPECTS FOR AN InP-BASED MICROELECTRONICS

The InP-based microelectronics is still in its infancy, but it is rapidly maturing as evidenced by the improvement in basic characteristics such as transconductance and bandwidth. Most recent reports refer to GaInAs channel FETs which benefit from simultaneous developments of high quality epitaxial growth techniques required for optoelectronic devices and of a mature AlGaAs/GaAs Schottky gate technology. Actually, for many years, and in spite of the known promising characteristics of InP, the motivation for developing an InP-based microelectronics was not strong enough to allow a sensible development. Only with the advent of 1.3 - 1.5 optoelectronics did InP-based microelectronics experience a real development. Also very important is the fact that the GaAs microelectronics expertise can quite directly be used for InP compounds /46/.

Thus supported by optoelectronics and GaAs technology, InP-based microelectronics is still facing specific problems : In the area of technology, several points still require particular attention, such as high quality (undoped ?) semi-insulating substrates, low temperature, low energy processing techniques, passivation ; but most importantly it will be necessary to concentrate future development on a limited number of transistor structures. In that respect more work has still to be done to ascertain the viability of structures with a GaInAs channel under operating conditions of real circuits; Beyond that point, the choice of the best structure is still an open question. For InP and GaInAs MISFETs, experiencing a real improvement of the stability of their threshold voltage, the prospects now look better, but much time is still necessary before a reproducible, industrial processing technology is established. Presently JFETs are quite appealing because of their simplicity. Good results have already been reported, and small complexity circuits have been fabricated. Heterostructure gates can possibly improve JFETs performances ; however heterostructure FETs of the MISFET type, or MODFETs, are more likely to become the prefered transistors either with InP or GaInAs channels. HBTs are also very attractive, but since they require an involved processing technology, it will take much time before they begin to challenge their AlGaAs/GaAs counterparts.

Optoelectronic integration is obviously a promising field of application for InP-based microelectronics. Fabrication of OEICs with acceptable yield will require adjustements in transistors structures and processing to ease integration with optoelectronic devices /47/. Competition might come from mis-matched epitaxy approaches, illustrated by the realization of GaAs/InP transmitters and receivers by NEC /48/. In the field of microwave applications, two areas of interest have to be considered : for low-noise amplication, AlInAs/GaInAs MODFETs already begin to challenge their AlGaAs/GaAs counterparts and will continue to do so, with industrial development likely to appear soon. For power microwave amplification, InP has already shown its potentialities. Unfortunately InP MISFETs used for such demonstration suffered from threshold voltage drift. While some progress is now observed on this point, other structures (JFETs and even MESFETs) are also investigated as alternatives, with the same potential for high power although probably with inferior performance in linearity. Finally one should not forget the excellent negative resistance properties of InP and GaInAs and of AlInAs/GaInAs barriers /49/, /50/.

9 - CONCLUSION

Transistors made from InP compounds have already shown very attactive performances, mainly for microwave and optoelectronics applications. Still some basic work has to be carried on to establish suitable technologies and even to define device structures. Using the same tools as developed for GaAs ICs and for $1.8 - 1.5 \mu m$ wavelength optoelectronic devices, InP-based transistors are now able to enter the world of applications in both microwaves and optoelectronics. A few laboratories, in particular in Japan, are even already addressing the question of digital applications of GaInAs FETs. In Europe, several Laboratories are also engaged in research programmes, partly under EEC funding, aiming at establishing a viable InP-based microelectronics technology.

<u>ACKNOWLEDGMENTS</u> : The author thanks his colleagues of CNET-Laboratoire de Bagneux involved in InP-based microelectronics for fruitful discussions on the topic of this paper.

References :

- /1/
- [2] [3] [4] [5] [5] [7] [8]

- A. Cappy, B. Carnez, R. Fauquembergues, G. Salmer, E. Constant : IEEE Trans. Electron. Dev. <u>27</u> (1980) 2158
 H. Toyoshima, A. Okamoto, Y. Nakamura, K. Okata : Proc GaAs and Related Compounds Heraklion (1987)
 N. Bouadma, J.F. Hogrel, J. Charil, M. Carré, IEEE J. Quantum Electron. <u>23</u> (1987) 909.
 R.F.C. Farrow : J. Phys D. Appl. Phys 7 (1974) 2436.
 S.R. Forrest, V.S. Ban, G. Gasparian, D. Gay, G.H. Olsen : IEEE Electron. Dev. Lett. <u>9</u> (1988) 217.
 R. Kaumanns, N. Grote, H.G. Bach, F. Fidorra : Proc. GaAs and Related Compounds, Heraklion (1987).
 P.E. Hallali, P. Blanconnier, L. Bricard, J.C. Renaud : Proc. ESSDERC Montpellier (1988) this issue.
 S. Loualiche, A. Ginudi, H. L'Haridon, M. Salvi, A. Le Corre, D. Lecrosnier, P.N. Favennec : Proc. ESSDERC Works this issue. Montpellier (1988) this issue.
- 191
- /10/
- G.J. Gualtieri, G.P. Schwartz, G.J. Zydzik, L.G. Van Uitert : J. of Electrochem. Soc. <u>133</u> (1986) 1426. L.G. Meiners, A.R. Clawson, R. Nguyen : Appl. Phys. Lett. <u>49</u> (1986) 340. N. Suzuki, H. Furuyama, Y. Hirayama, M. Morinaga, K. Eguchi, M. Kushibe, M. Funamizu, M. Nakamura : /11/ (11) N. Suzuki, H. Fuluyana, Y. Hiayana, M. Molinaga, K. Eguchi, M. Kusinoe, M. Funanizu, M. Fukanura : Electron. lett. 24 (1988) 467.
 (12) S.J. Kim, K.W. Wang, G.P. Vella-Coleiro, J.W. Lutze, Y. Ota, G. Guth : IEEE Electron. Dev. lett. <u>8</u> (1987) 518.
 (13) W. Kruppa, J.B. Boos : IEEE Electron. Dev. lett. <u>8</u> (1987) 223.
 (14) S.J. Kim, G. Guth, G.P. Vella-Coleiro, C.W. Seabury : Proc. Dev. Conf. Boulder (1988).
 (15) M. Armand, D.V. Bui, J. Chevrier, N.T. Linh : Electron. lett. <u>19</u> (1983) 433.

- /16/
- /17/
- /18/

- /19/ /20/ /21/ /22/ /23/ /24/ /35/
- M. Armand, D.V. Bui, J. Chevrier, N.T. Linh : Electron. lett. <u>19</u> (1983) 433.
 T. Sawada, H. Hasegawa : Electron. lett. <u>18</u> (1982) 742.
 E. Jolaguier, J. Joseph, Y. Robach, E. Bergignat, G. Hollinger : Rev. Phys. Appl. 22 (1987) 885.
 G. Post, P. Dimitriou, A. Scavennec, N. Duhamel, A. Mircea : Electron. lett. <u>19</u> (1983) 459.
 S.Krawczyk : l'Onde Electrique <u>67</u> (1987) 2/49.
 N. Yoshida, K. Mizuguchi, T. Murotani, K. Fujikawa : Proc. 7th Dry Process Symposium (1985) 19.
 R. Blanchet, P. Viktorovitch, J. Chave, C. Santinelli : Appl. Phys. lett. <u>46</u> (1985) 761.
 L.G. Meiners : J. Vac. Sci. Technol. 21 (1982) 102.
 G. Post, P. Dimitriou, A. Falcou, N. Duhamel, G. Mermant : Proc. ESSDERC Montpellier (1988) this issue.
 V. Vissim, C. Liconne : Proc. ESSDERC Montpellier (1988) this issue.

- V.I. Nissim, C. Licoppe : Proc. ESSDERC Montpellier (1988) this issue.
 L. Messick, D.A. Collins, R. Nguyen, A.R. Clawson, G.E. Williams : Proc. IEDM Los Angeles (1986) 767.
 L. Nguyen, M. Allovon, P. Blanconnier, E. Caquot, A. Scavennec, B. Bourdon : Proc. ESSDERC Bologna 1261 (1986) 943.
- *|*27/
- H. Albrecht, Ch. Lauterbach : IEEE. Electron. Dev. lett. <u>8</u> (1987) 353. J.Y. Raulin, E. Vassilakis, M.A. di Forte-Poison, M. Razeghi, C. Brylinski, G. Colomer : Proc. GaAs and 1281 J.Y. Raulin, E. Vassilakis, M.A. di Forte-Poison, M. Razeghi, C. Brylinski, G. Colomer : Proc. GaAs and Related Compounds Heraklion (1987).
 J. Selders; H. Benehing : IEEE Electron. Dev. lett. <u>117</u> (1984) 173.
 P.D. Gardner; S. Yegna Narayan, Y.H. Yun : Thin Solid Films <u>117</u> (1984) 173.
 M. Renaud, P. Boher, J. Schneider, J. Barrier, M. Heyen, D. Schmitz : Electron. lett. (to be published).
 K. Hikosaha, S. Susa, N. Harada, S. Kuroda : IEEE Electron. Dev. lett. <u>2</u> (1988) 241.
 U.K. Mishra, A.S. Brown, S.E. Rosenbaum, M.J. Delaney, S. Vaughn, K. White : Proc. Dev. Res. Conf. Boulder (1998)

- (1988).
- M.A. Fathimulla, H. Hier, J. Abrahams : Electron. Dev. lett <u>24</u> (1988) 93.
 M.A. Fathimulla, H. Hier, J. Abrahams : Electron. Dev. lett <u>24</u> (1988) 93.
 L. Giraudet, L. Nguyen, M. Allovon, M. Laporte, J.C. Renaud, A. Scavennec : Proc. 12th Workshop ou Compounds Semiconductor Dev. and ICS, Lugano (1988)
 M. Kamada, H. Iskikawa, K. Kanedo, N. Watanabe : Electron. lett <u>24</u> (1988) 271.
 M.A. Fathimulla, T. Loughran, L. Stecker, E. Hempfling, M. Mattingly, O. Aina : IEEE Electron. Dev. lett <u>2</u>
- (1988) 223
- /38/
- /40/
- /41/
- 142/
- R.N. Nottemburg, J.C. Biochoff, J.H. Abeles, M.B. Parish, H. Temkin : Proc. IEDM Los Angeles (1986).
 J.L. Pelouard, J.P. Praseuth, P.E. Hallali, G. Tremblay : unpublished.
 L.M. Messick : IEEE Trans. Electron. Dev. <u>31</u> (1984) 763.
 L.C. Upadhyayula, P.D. Gardner, S.G. Liu, S. Yegna Naroyan : IEEE Electron. Dev. <u>7</u> (1986) 390.
 R.F. Leheny, R.E. Nahory, M.A. Pollack, A.A. Ballman, E.D. Beebe, J.C. Dewinter, R.J. Martin : Electron. lett. /43/ 16 (1980) 353.
- 1441 J.C. Renaud, L. Nguyen, M. Allovon, P. Blanconnier, S. Vuye, A. Scavennec: Journ. of Lightwave Techn. (to be published)
- 145/ R.J.S. Bates, D.L. Rogers IOOC 1988

- (Add) M. Bon : l'Onde Electrique <u>67</u> (1987) 6/49.
 (J.P. Noblanc, J.C. Bouley, A. Scavennec : Optoelectronics-D and T-<u>2</u> (1987) 177
 (Add) A. Suzuki, T. Itoh, T. Terakado, K. Kasahara, K. Asano, Y. Inomoto, H. Ishihara, T. Torikai, S. Fujita : Electron. lett. <u>23</u> (1987) 954.
- T. Inata, S. Muto, Y. Nakata, T. Fujii, H. Ohnishi, S. Hiyamizu : Jap. J. Appl. Phys. <u>25</u> (1986) 1983. S.C. Binari, R.E. Neydert, G. Kelner, J.B. Boos : RCA review <u>45</u> (1984) 579. 1491
- /50/