Conference Papers Year : 2024

Optimization of digital transistors for low-cost and low-power IoT applications in 40nm technology

Optimisation de transistors digitaux pour des applications bas coût et peu energivore dans une technologie 40nm

Abstract

The semiconductor industry roadmap primarily focuses on shrinking transistor's sizes and increasing transistor's density. Smaller transistors enable faster switching speeds and lower power consumption, contributing to higher operating frequencies. For digital circuits, CMOS devices are designed with a focus on their speed, which is a critical parameter for high performance applications. Nevertheless, for IoT (Internet of Things) applications, the requirements are quite different as CMOS devices are designed to balance various parameters including speed and power consumption. In this context, this paper proposes to optimize the energy efficiency of CMOS transistors by adjusting the supply voltage while ensuring an acceptable operating frequency. A 40 nm Embedded Non-Volatile Memory (eNVM) technology is considered and three MOS transistors with different threshold voltages (VT) are evaluated. Transistor-level as well as circuitlevel measurement and simulation results are proposed to find an optimal power consumption with respect to the minimal operating frequency, considering each transistor flavor. We have shown that it is possible to reduce the supply voltage by up to 35%, leading to a power consumption reduction of 50%, at zero-cost by selecting the right transistor flavor.

Fichier principal
Vignette du fichier
DTTIS_2024_Noemie_Couzi.pdf (950.31 Ko) Télécharger le fichier
Origin Files produced by the author(s)
Licence

Dates and versions

hal-05573851 , version 1 (31-03-2026)

Licence

Identifiers

Cite

Noemie Couzi, Jeremy Postel-Pellerin, Hassen Aziza, Alexandre Malherbe, Abderrezak Marzaki, et al.. Optimization of digital transistors for low-cost and low-power IoT applications in 40nm technology. 2024 IEEE International Conference on Design, Test and Technology of Integrated Systems (DTTIS 2024), Oct 2024, Aix-En-Provence, France. ⟨10.1109/DTTIS62212.2024.10780257⟩. ⟨hal-05573851⟩
5 View
5 Download

Altmetric

Share

  • More