



HAL
open science

Prototypage Rapide de Contrôle (RCP) par F28379D et MLBX

Lotfi Baghli

► **To cite this version:**

Lotfi Baghli. Prototypage Rapide de Contrôle (RCP) par F28379D et MLBX. Doctoral. France. 2026, pp.97. <hal-05541559>

HAL Id: hal-05541559

<https://hal.science/hal-05541559v1>

Submitted on 7 Mar 2026

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.



Distributed under a Creative Commons CC BY 4.0 - Attribution - International License

PEPR TASE DC-Architect

Séminaire

Prototypage Rapide de Contrôle (RCP) par F28379D et MLBX




Lotfi BAGHLI

Université de Lorraine, ENSEM, GREEN

Lotfi.Baghli@univ-lorraine.fr

Parcours



Introduction : CdC

Objectif du doctorant : **Tester expérimentalement**

- Algorithme de commande, carte d'électronique de puissance, estimateur / observateur, détection de défaut, reconfiguration de commande
- **Solution : RCP (Rapid Control Prototyping)**
- Ne pas confondre avec HIL (Hardware in the Loop) ou P-HIL

Approche actuelle de nombreux doctorants :

- Simulation **Matlab/Simulink** du modèle à commander + sa commande, puis remplacement du modèle par un système réel (Moteur + onduleur + capteurs **ou** cartes d'EP + capteurs)
- Implémenter le contrôle sur un **calculateur temps réel**

Introduction : Défis de l'implémentation

Objectif : **Implémenter le contrôle sur un calculateur temps réel**

- Quel **calculateur** choisir ?
- Quel **langage** ou approche de programmation ?
- Quelle **interface** pour relever les résultats et interagir avec le programme ?
- Comment **tester** les configurations, optimiser et **déboguer** quand "ça compile, s'exécute mais que ça ne marche pas comme on voudrait" ?


Plan

- Présenter des solutions pour l'**IoT** et la **commande d'électronique de puissance (EP)**
- Montrer que **programmer** en **C** ou **C++** est plus simple qu'on ne le croit et souvent plus intéressant que de compiler (**build**) un schéma **Simulink**
- **Avantages** : Prix, performance, et facilité de passage à l'industrialisation (Thèses CIFRE, startups, contrats labo)
- **Comparaison** : Carte de développement vs dSPACE
MicroLabBox (MLBX)
- **Critères de choix** et exemples concrets (IoT, ST
Microelectronics, TI C2000)

Solutions for rapid prototyping

Choice criteria

- Test board and components prices
- Performances : 8/16/32/64 bits, MHz, FPU, DSP
- Development tools: free, easy to use, debugging, HMI
- Simulation and rapid prototyping tools: **Tinkercad**, **Fritzing**, **Altium**, **Eagle**, **Proteus** ⇒ **EasyEDA Pro** + JLCPCB
- Popularity: forums, tutorials, user's guides, application notes
- Usage categories
 - Initiation to microelectronics (μ C)
 - Student projects / college: robots, interactions,...
 - Master and research in EE: Machine control, Power electronics, communication, IoT



J1-01	+3.3V	J3-21	+5V	J4-40	PWM1A_PWM1A	J2-20	GND
J1-02	P32 Input	J3-20	GND	J4-39	PWM1B_PWM1B	J2-19	P61
J1-03	P19 BP1	J3-23	ADDCIN14	J4-38	PWM2A_PWM2A	J2-18	P123 SCS
J1-04	P18 BP2	J3-24	ADDCIN3	J4-37	PWM2B_PWM2B	J2-17	P122
J1-05	P67 LED1	J3-25	ADDCIN3 Iref	J4-36	PWM3A_PWM3A	J2-16	RESET
J1-06	P111 Input	J3-26	ADDCIN3 Ims	J4-35	PWM3B_PWM3B	J2-15	PSB MOSI
J1-07	P68 SCLK	J3-27	ADDCIN2	J4-34	P24	J2-14	P59 MISO
J1-08	P22 OUT257	J3-28	ADDCIN2	J4-33	P16	J2-13	P124 ENMATE
J1-09	P104 SDA_OLED	J3-29	ADDCIN2	J4-32	DAC1_BNCL	J2-12	P125 WAKE
J1-10	P104 SDA_OLED	J3-30	ADDCIN0	J4-31	DAC2_BNCL	J2-11	





Solutions for rapid prototyping

Components


- **8 bits** : AVR, PIC 18F, MSP430
- **16 bits** : PIC 24F, dspic 30F, 33F, 33E
- **32 bits** : PIC 32, Piccolo F28027F / **F28069M**, Delfino F283xxx, STM32, Cortex M3, M4
- Requires circuit board
- Connector et programmer (ICSP, JTAG, ISP AVR : 5 to 500 USD)
- Quartz+2C, PB, LED, Connecters, Pads
- Optimal solution / hit market: Size and cost

Development boards

- **8 bits** : Arduino Uno, nano, Lily pad, LaunchPad MSP430, Mplab Xpress PIC18855
- **16 bits** : Curiosity PIC 24F, dspic 30F, 33F, 33E
- **32 bits** : Teensy 3.2, Node MCU, ESP8266, **ESP32**, **Wemos**, MBed, STM32 nucleo, **LaunchePad C2000**
- **64 bits** : Raspberry Pi5, Pi zero / **MLBX**
- Best price: 3 to 45 € / **10 k€**
- Ready to use, rapid prototyping, Boot loader, USB
- Format DIL (Mbed, STM, Arduino nano, Teensy) nucleo, Launch XL, Arduino uno
- Shields : LCD display, OLED, 7-seg., Wifi, BT, DHT, Motor drivers, light, customize




Lolin32 C3 pico
+ MAX31855



ESP32
Lolin32 lite

Introduction

- Need to test
 - ~~Power Hardware in the Loop (P-HIL)~~
- Need to control
 - Rapid Control Prototyping (RCP)








Powertrain energy conversion and control chain

Test benches

- Small, low power to test communication and peripherals
- Mid/high power to test power electronics and motor control
- Rapid Control Prototyping
 - TI Launchpad F28379D
 - dSPACE MicroLabBox (MLBX)

<https://youtu.be/Eu9hYZ> Eryc



SVPWM
Testing different PWM strategies DSIM

SVPWM DA

Solutions for Rapid Control Prototyping

dSPACE

https://www.dspace.com/en/pub/home/products/hw/microlabbox.cfm#175_23630



New

MicroLabBox II

- Real-time processor Intel® Core™ i3, 1 or 4 x 2,2 GHz, 8 GB DDR4 RAM
- Host communication processor ARM® Cortex®-A9, 2x 1.2 GHz, 512MB DDR4 RAM
- Analog input : 24x 16 bit channels, 2 MS/s, - 10...+10V, differential, 6x 16 bit channels, 5 MS/s,...
- Analog output 14x 16 bit channels, 2.5 MS/s, ground-based, -10V...+10V, 2x 16 bit channels, 5MS/s
- 48 I/O or 48x PWM/PFM In/Out
- Angular Processing Unit: Speed range: -upto 200,000 rpm, resolution: 0.103 rpm, angular resolution: 0.011°
- No C / RTlib, obliged to use ConfigurationDesk



MicroLabBox

- 2 GHz dual-core real-time processor and user-programmable FPGA
- More than 100 channels of high-performance I/O with easy access via integrated connector panel
- Dedicated electric motor control features and interfaces for Ethernet and CAN bus
- Programmable in C / RTlib



MicroAutoBox

10 k€ MLBX ACE kit

dSPACE solution for Rapid Control Prototyping

ControlDesk interface

ControlDesk Project: cmd_gada Experiment: cmd_gada_exp - [Controle*]

3kW DFIG-WTE control MG-FARM

The interface displays the following data and controls:

- Top-Left Plot:** Wmref (green line) and Idr (red line) vs. time (0 to 60s). Wmref ranges from 120 to 170. Idr ranges from 0 to 15.
- Top-Right Control Panel:**
 - Flags: PWM (ON), FlagRazOndeur (ON), FlagUseVdcMes (ON), FlagUsAuto (ON), TestEchRef1[0] (OFF), TestEchRef1[1] (OFF), TestEchRef1[2] (OFF), TestEchRef1[3] (OFF).
 - References: TestEchRef2[0] (10), TestEchRef2[1] (10), TestEchRef2[2] (-500), TestEchRef2[3] (450).
 - Control: Ref_i (Iqrref(A), Idref(A), Psref(W), Qsref(Var), C_WTE_re, TestEchRef2[0], TestEchRef2[1]), FlagDecouplage (OFF), FlagRazPos (OFF), FlagVentisinus (Fixe, paliers, Continu), Wmref (STOP, 1124.1), fsref_mas[] (0 to 60), Ws_mas.
- Middle-Left Control Panel:**
 - Vdc: 246.977, VdcMes: 246.977, VdcRef: 200, Us: 240.1, FlagUsAuto (ON), FlagManuallr (Manual/Auto).
 - theta: theta0 (-0.4), thetaM (2.292), theta (-1.300), thetas_mas, mpos_resolver.
 - Vd_res (30.655), Vq_res (240.113), IdcMes (-0.773), Qsref (STOP, 0.0), Idref (STOP, 13.246), Idr (12.983), Kp_Idr (4.7), Ki_Idr (0.8), Vdrref (13.093).
 - Psref (STOP, -396.7), Iqrref (STOP, 3.665), Iqr (3.961), Kp_Iqr (4.7), Ki_Iqr (0.8), Vqrref (14.931).
 - Wmref_drive[] (0.0 to 1.8 E+3), WmMesure (117.693), Iqrref[] (-10 to 10), WmMesure (1123.9), KpW (100), KiW (1.8), mpos (167197.9), Tr.
- Middle-Right Plot:** Idr (green) and Iqref (red) vs. time (0 to 60s). Idr ranges from -15 to 15. Iqref ranges from -2.0 to 0.5.
- Bottom-Left Plot:** Wmref (green) and Idr (red) vs. time (0 to 60s). Wmref ranges from -1e+3 to 1e+3. Idr ranges from -200 to 200.
- Bottom-Middle Plot:** Vd (red) and Vq (blue) vs. time (0 to 60s). Vd ranges from 0 to 200. Vq ranges from 0 to 200.
- Bottom-Right Plot:** Wmref (green) and Idr (red) vs. time (0 to 60s). Wmref ranges from 0 to 10. Idr ranges from 0 to 10.

Bottom Status Bar: Variables, Measurement Data Pool, Platforms/Devices, Interpreter, Messages, Measuring, 1219.8 s, R: 0.0 s

dSPACE solution for Rapid Control Prototyping

5-phase PMSM high speed control

Measurement Configuration

- Acquisition
 - Platform
 - Calculated
- Triggers
 - Duration Triggers
 - Sample Count Triggers
 - Platform
 - Platform Trigger 1
 - Service(#0)
- Recorders
 - Recorder 1
 - Data Loggers

1 Controle_2* x 2 PWM_1*

MyTaps: FlagInitioMLU

PWM: ON

Vdc	VdcMes	VdcRef	VdmsrefMax	VqmsrefMax	{%VARIABLE%}	{%VARIABLE%}	{%VARIABLE%}	{%VARIABLE%}
200.296	200.296	200	100	100	0.000	0.000	0.000	0.000

Vq1msref	Vd1msref	IqmsmaxProtect	Iq1msref	Iq1msref	Iq1ms	Kp_Iqms	Iq1msref	Iq1msref
100.0	99.2	12	Iqref = 0	10.000	0.035	4.5	10.000	10.000

fsm	theta0	Wm	Wmref	Wmref	Wm	KpW	Wmref	Wmref
50	4.50	0.000	STOP	191.0	0.0	1.9	0.000	0.000

lqmsrefMax	Iq1msref	Iq1msref	Iq1msref
10	10.000	0.000	0.000

Start Stopped

Auto Repeat

Multi Capture History

Downsampling 1

Platform Trigger 1

Vitesse Wmref 50

Timeout 0

Delay -0.2

posegde (Vitesse Wmref, 50)

Variable Mappings (5)

Duration Trigger 1

Duration 3 s

TestEch ON

TestEchRef1[0] 1

TestEchRef1[1] 0

TestEchRef1[2] 20

TestEchRef2[0] 1

TestEchRef2[1] 1

TestEchRef2[2] 100



TestEchRefRef_I

Iqmsref

Idmsref

Wmref



lq3ms



dSPACE solution for Rapid Control Prototyping

Banc machines : Frein à poudre (vert), Machine Asynchrone Double Etoile (MASDE / DSIM bleue), MAS triphasée (jaune), codeur

Onduleur de tension Imperix de 3 + 6 bras SiC, mesure des courants et de la tension du bus continu, alimentation DC, carte d'interface optique FOB, dSPACE MicroLabBox et TI F28379D



dSPACE solution for Rapid Control Prototyping

ControlDesk Project: masde Experiment: Experiment_masde - [ControleMASDE*]

File Home Layouting Signal Editor XIL API EESPort Automation Platforms View

Measurement Configuration 1 ControleMASG* 2 ControleMASDE* 3 PWM

Acquisition

- Platform
- Calculated
- Triggers
 - Duration Triggers
 - Sample Count Triggers
 - Platform
 - Platform Trigger 1
 - Service(#0)
- Recorders
 - Recorder 1
 - Data Loggers

Wmref_masde

xeW_masde

MASDE

TestIncin_masde: 1000

Ref_j_masde:

TestIconRef1_masde[0]: 0, 1

TestIconRef1_masde[1]: 0, 1

TestIconRef1_masde[2]: -30, 30

TestIconRef1_masde[3]: 0, 1

TestEch_masde: ON

ON ON

PWM MASDE ON OFF

FlagRegVim_masde ON OFF

FlagRegPoi_masde ON OFF

las_masde: -2.939

lbs_masde: 4.065

dlas_masde: -1.001

dlbs_masde: 3.821

thetaM: 3.289

theta_masde: 13.156

thetas_masde: 2.968

mpos_resolver: 188.448

theta0_masde: 0

Couple_mas: 4.769

FlagRegWm: ON

Frein: OFF

Iqsref_mas: Iqref = 0

VdcMes	Vdc	VdcRef	Deflux_Type_masde	FlagVectorControl_masde	FlagDischarge_masde		
401.624	401.624	200	<input checked="" type="radio"/> Fixe	<input type="radio"/> Vfindépendants	<input type="radio"/> ON		
<input type="radio"/> paliers	<input type="radio"/> IRFO	<input checked="" type="radio"/> OFF	<input type="radio"/> Continu	<input type="radio"/> Vf	<input checked="" type="radio"/> OFF		
fsref_masde[]	Vsref_masde[]	ldsref_masde	lds_masde	Kp_lds_masde	Ki_lds_masde		
0 10 20 30 40 50 60	0 10 20 30 40 50 60	6.000	5.752	25.98076...	1.307121...		
fsref_masde	Vsref_masde	K_V_f_masde	Wmref_masde[]	Iqsref_masde	Iqsref_masde		
0	0	2	-400 -200 0 200 400	Iqref = 0	Iqref = 0		
WmMesure (rd/s)	Wmref_masde	Wmref_masde (rpm)	Wm (rpm)	KpW_masde	KiW_masde		
-31.830	STOP	-286.5	-303.6	2.2	0.1		
mposref_masde	mpos	KpP_masde	IqsrefMax_masde	0.0	116368.6	0.305	15.000

Raster: Service(#0)

Start Stop Stopped

Auto Repeat

Multi Capture History

Downsampling 1

Platform Trigger 1

Vitesse_MASDE_Wmre -2

Timeout 0

Delay -1.1

posedge (Vitesse_MASDE_Wmref_masde, -2)

Variable Mappings (6)


Duration Trigger 1

Duration 2 s

lx_masde	lo1s_masde
-0.134	0.000
ly_masde	lo2s_masde
-0.153	0.000

dx_masde


dSPACE solution for Rapid Control Prototyping MLBX



dSPACE solution for Rapid Control Prototyping

MLBX

DS1202




dSPACE solution for Rapid Control Prototyping

MLBX

DS1302

DS1302




Digital I/O A	Pin	Signal	Pin	Signal	Pin	Signal
	1	GND	18	GND	34	DIO1 ch32
	2	DIO1 ch16	19	GND	35	DIO1 ch31
	3	DIO1 ch15	20	GND	36	DIO1 ch30
	4	DIO1 ch14	21	GND	37	DIO1 ch29
	5	DIO1 ch13	22	GND	38	DIO1 ch28
	6	DIO1 ch12	23	GND	39	DIO1 ch27
	7	DIO1 ch11	24	GND	40	DIO1 ch26
	8	DIO1 ch10	25	GND	41	DIO1 ch25
	9	DIO1 ch9	26	GND	42	DIO1 ch24
	10	DIO1 ch8	27	GND	43	DIO1 ch23
	11	DIO1 ch7	28	GND	44	DIO1 ch22
	12	DIO1 ch6	29	GND	45	DIO1 ch21
	13	DIO1 ch5	30	GND	46	DIO1 ch20
	14	DIO1 ch4	31	GND	47	DIO1 ch19
	15	DIO1 ch3	32	GND	48	DIO1 ch18
	16	DIO1 ch2	33	GND	49	DIO1 ch17
	17	DIO1 ch1	33	GND	50	GND

dSPACE MLBX

RTI: Real Time Interface

- No direct programming, use **Matlab/Simulink (licence)**
- Address **individual** PWM Signal Generation, ADC, I/O, DAC, resolver, Serial



RTLib: Real Time Library

- Programming the MicroLabBox using **C language and RTLib**
- Address **Multichannel** PWM Signal Generation, ADC, I/O, DAC, resolver, Serial
- **Smaller sampling period and PWM period**

Use of resources for a converter / motor control

- Multichannel PWM Signal Generation (DIO Class 1) to generate 6 PWM signals (3 inverted)
- ADC Class 1 to measure the currents and voltages: must be synchronized to the PWM pattern
- I/O and DAC for communication and debugging purposes

```
void init_IO_DAC()
{
    DioCl1DigOut_create( & MyDioCl1DigOut, Port: DIO_CLASS1_PORT_2, ChannelMask: DIO_CLASS1_MASK_CH_8 ); // DI01_24 is Port2 CH_8
    DioCl1DigOut_setSignalVoltage( MyDioCl1DigOut, SignalVoltageSelector: DIO_CLASS1_SIGNAL_5_0_V);
    DioCl1DigOut_setChMaskOutData( MyDioCl1DigOut, OutputData: 0);
    DioCl1DigOut_apply( MyDioCl1DigOut);
    DioCl1DigOut_start( MyDioCl1DigOut);
    // debug
    DacCl1AnalogOut_create(&MyDACCL1, ChannelMask: DAC_CLASS1_MASK_CH_1|DAC_CLASS1_MASK_CH_2);
    DacCl1AnalogOut_setOutputValue(MyDACCL1, Channel: DAC_CLASS1_CHANNEL_1, OutputValue: 0.8);
    DacCl1AnalogOut_setOutputValue(MyDACCL1, Channel: DAC_CLASS1_CHANNEL_2, OutputValue: 0.5);
    DacCl1AnalogOut_apply(MyDACCL1);
    DacCl1AnalogOut_start(MyDACCL1);
}

void init_Resolver()
{
    ResolverIn_create( & MyResolverIn, ResolverInUnitNo: RESOLVER_INSTANCE_1);
    ResolverIn_setMaximumSpeed( MyResolverIn, MaximumSpeedSelector: RESOLVER_MAX_SPEED_7500_RPM); //RESOLVER_MAX_SPEED_30000_RPM
    ResolverIn_setReverseDirection( MyResolverIn, Reversing: RESOLVER_REVERSE_ACTIVE);
    ResolverIn_apply( MyResolverIn);
    ResolverIn_start( MyResolverIn);
}
```

```
void ADC_ISR()
{
    ts_timestamp_type ts;
    DioCl1DigOut_setChMaskOutData( MyDioCl1DigOut, OutputData: DIO_CLASS1_MASK_CH_8); // DI01_24 ON
    DioCl1DigOut_write( MyDioCl1DigOut);


    ts_timestamp_read(&ts);
    RTLIB_TIC_START(); /* start execution time measurement */
    DsDaq_Service(0, 0, 1, (DsDaqSTimestampStruct *)&ts);
    switch(countCurrent)
    {
        case 0 : ReguI_Control(); // à DT = 2*T PWM
            break;
        case 1 : RegW_Control(); // à DT = 2*T PWM puis *5
            break;
    }
    if (++countCurrent==DS_IReg) countCurrent=0;

    DioCl1DigOut_setChMaskOutData( MyDioCl1DigOut, OutputData: 0); // DI01_24 OFF
    DioCl1DigOut_write( MyDioCl1DigOut);
    exec_time = RTLIB_TIC_READ(); /* get execution time */
}
```

Echange synchrone avec
ControlDesk : capture

Choisir le bon IDE :

JetBrains CLion



ou

Visual Studio Code



- Reconnaissance syntaxique du C ou même celles des fonctions de RTlib (avec l'IDE CLion)
- Associé à Gemini ou GitHub Copilot pour l'assistance au code

```
Command Prompt for dSPACE x + v
This shell can only be used to build for platforms DS1202, DS1401, and DS1104.
Use the 'Command Prompt for dSPACE ConfigurationDesk' instead for platforms DS1203, DS1403, and SCALEXIO.

C:\Program Files\dSPACE RCPHIL 2025-A\Exe>cd c:\baghli\dspPPC\ENSEM\masde\src\
c:\baghli\dspPPC\ENSEM\masde\src>down1202 cmd_dsim.c

DOWN1202 - DS1202 compile and download tool, Vs 3.4 - 32, (C) 2016 dSPACE GmbH. All rights reserved.

Accessing default board ds1202.
building application "cmd_dsim.ppc" ...
  compiling C source cmd_dsim.c to cmd_dsim.o
  linking application
  checking for conflicting symbols
  created DS1202 real-time archive cmd_dsim.rta
application successfully built.
loading application c:\baghli\dspPPC\ENSEM\masde\src\cmd_dsim.rta

CmdLoader Ver. 25.1 © 2025, dSPACE GmbH. All rights reserved.
```

```
// DS1202 processor board, Cmd MS, L. Baghli 04/2021
```

```
#include "brtENV.h"
#include "var.h"
#include "regul.c"
```

```
void ADC_ISR()
{
    ts_timestamp_type ts;
    DioCl1DigOut_setChMaskOutData( MyDioCl1DigOut, DIO_CLASS1_MASK_CH_8); // DI01_24 ON
    DioCl1DigOut_write( MyDioCl1DigOut);
    ts_timestamp_read(&ts);
    RTLIB_TIC_START(); /* start execution time measurement */
    DsDaq_Service(0, 0, 1, (DsDaqSTimestampStruct *)&ts);
    switch(countCurrent)
    {
        case 0 : RegulI_Control(); // à DT = 2*T PWM
                break;
        case 1 : RegW_Control(); // à DT = 2*T PWM puis *5
                break;
    }
    if (++countCurrent==DS_IReg) countCurrent=0;
    DioCl1DigOut_setChMaskOutData( MyDioCl1DigOut, 0); // DI01_24 OFF
    DioCl1DigOut_write( MyDioCl1DigOut);
    exec_time = RTLIB_TIC_READ(); /* get execution time */
}

void init_IO_DAC()
{
    DioCl1DigOut_create( & MyDioCl1DigOut, DIO_CLASS1_PORT_2, DIO_CLASS1_MASK_CH_8 ); // DI01_24 is Port2 CH_8
    DioCl1DigOut_setSignalVoltage( MyDioCl1DigOut, DIO_CLASS1_SIGNAL_5_0_V);
    DioCl1DigOut_setChMaskOutData( MyDioCl1DigOut, 0);
    DioCl1DigOut_apply( MyDioCl1DigOut);
    DioCl1DigOut_start( MyDioCl1DigOut);
    // DAC
    DacCl1AnalogOut_create(&MyDACCL1, DAC_CLASS1_MASK_CH_1|DAC_CLASS1_MASK_CH_2);
    DacCl1AnalogOut_setOutputValue(MyDACCL1, DAC_CLASS1_CHANNEL_1, 0.8);
    DacCl1AnalogOut_setOutputValue(MyDACCL1, DAC_CLASS1_CHANNEL_2, 0.5);
    DacCl1AnalogOut_apply(MyDACCL1);
    DacCl1AnalogOut_start(MyDACCL1);
}


void init_Resolver()
{
    ResolverIn_create( & MyResolverIn, RESOLVER_INSTANCE_1);
    ResolverIn_setMaximumSpeed( MyResolverIn, RESOLVER_MAX_SPEED_7500_RPM); //RESOLVER_MAX_SPEED_30000_RPM
    ResolverIn_setReverseDirection( MyResolverIn, RESOLVER_REVERSE_ACTIVE);
    ResolverIn_apply( MyResolverIn);
    ResolverIn_start( MyResolverIn);
}
}
```

JetBrains CLion

sans la reconnaissance
de la bibliothèque
dSPACE RTLib

Structure du programme

- Fonction principale **main** : Configure les périphériques et installe l'interruption puis tâche de fond (échanges asynchrones avec **ControlDesk**)
- Une interruption est une suspension temporaire de l'exécution d'un programme informatique par le microprocesseur afin d'exécuter un programme prioritaire (ISR)
- ISR : **Interrupt Service Routine** ou Routine de Service de l'Interruption : Mesure des courants, Calcul de vitesse, de theta, Park, observateurs, régulations, calcul des rapports cycliques, échelons...



dSPACE MLBX

```
void main(void)
{
    init(); /* RTLib and processor board initialization */
    init_IO_DAC();
    init_PWM_ADC();
    msg_info_set(MSG_SM_RTLib, 0, "Cmd MS started - L. BAGHLI");
    while(1) /* model background loop */
    {
        RTLib_BACKGROUND_SERVICE(); /* background service */
    }
}
```

```
void init_PWM_ADC()
{
    // Config PWM 6 canaux Non inv / Inv
    DioCl1MultiPwmOut_create( & MyDioCl1MultiPwmOut, DIO_CLASS1_PORT_1, DIO_CLASS1_CHANNEL_1);
    DioCl1MultiPwmOut_setInvertingMode( MyDioCl1MultiPwmOut, DIO_CLASS1_INVERTED);
    DioCl1MultiPwmOut_setAlignmentMode( MyDioCl1MultiPwmOut, DIO_PWM_ALIGNMENT_CENTER);
    DioCl1MultiPwmOut_setPeriod( MyDioCl1MultiPwmOut, PwmPeriod);
    DioCl1MultiPwmOut_setUpdateMode( MyDioCl1MultiPwmOut, DIO_PWM_ANY_UPDATE);
    DioCl1MultiPwmOut_setTriggerMode( MyDioCl1MultiPwmOut, DIO_CLASS1_TRIG_MID_PERIOD);
    DioCl1MultiPwmOut_setTriggerLineOut( MyDioCl1MultiPwmOut, DIO_CLASS1_TRIGGER_LINE_1);
    DioCl1MultiPwmOut_setTriggerLineOutStatus( MyDioCl1MultiPwmOut, DIO_CLASS1_TRIGGER_LINE_ENABLE);
    DioCl1MultiPwmOut_setEventDownsample( MyDioCl1MultiPwmOut, DS_ADC);
    DioCl1MultiPwmOut_setSignalVoltage( MyDioCl1MultiPwmOut, DIO_CLASS1_SIGNAL_5_0_V);
    DioCl1MultiPwmOut_setRisingEdgeDelay( MyDioCl1MultiPwmOut, PWMdeadBand);
    DutyCycles[0]=0.5;
    DutyCycles[1]=0.5;
    DutyCycles[2]=0.5;
    DioCl1MultiPwmOut_setDutyCycle( MyDioCl1MultiPwmOut, DutyCycles); // PWM update
    DioCl1MultiPwmOut_apply( MyDioCl1MultiPwmOut);
}
```

```
void ADC_ISR()
{
    ts_timestamp_type ts;
    DioCl1DigOut_setChMaskOutData( MyDioCl1DigOut,
    DIO_CLASS1_MASK_CH_15); // IO15 ON
    DioCl1DigOut_write( MyDioCl1DigOut);

    ts_timestamp_read(&ts);
    RTLib_TIC_START(); // start execution time measurement
    DsDaq_Service(0, 0, 1, (DsDaqSTimestampStruct *)&ts);

    switch(countCurrent)
    {
        case 0 : ReguI_Control(); // à DT=2*TPWM
            break;
        case 1 : RegW_Control(); // à DT=2*TPWM et *5
            break;
    }
    if (++countCurrent==DS_IReg) countCurrent=0;


    DioCl1DigOut_setChMaskOutData( MyDioCl1DigOut, 0);
    DioCl1DigOut_write( MyDioCl1DigOut);
    exec_time = RTLib_TIC_READ(); // get execution time
}
```

dSPACE MLBX


```

inline void ReguI_Control()
{
    AdcCl1AnalogIn_read( MyAdcCl1AnalogIn1);
    AdcCl1AnalogIn_read( MyAdcCl1AnalogIn2);
    AdcCl1AnalogIn_read( MyAdcCl1AnalogIn4);
    AdcCl1AnalogIn_read( MyAdcCl1AnalogIn5);
    AdcCl1AnalogIn_read( MyAdcCl1AnalogIn6);
    AdcCl1AnalogIn_getSingleValue( MyAdcCl1AnalogIn1, &IsNew, &ADCBuf1);
    AdcCl1AnalogIn_getSingleValue( MyAdcCl1AnalogIn2, &IsNew, &ADCBuf2);
    AdcCl1AnalogIn_getSingleValue( MyAdcCl1AnalogIn4, &IsNew, &ADCBuf4);
    AdcCl1AnalogIn_getSingleValue( MyAdcCl1AnalogIn5, &IsNew, &ADCBuf5);
    AdcCl1AnalogIn_getSingleValue( MyAdcCl1AnalogIn6, &IsNew, &ADCBuf6);
    VdcMes = ADCBuf1*GainVdc;
    CeMes = ADCBuf2*GainCe;
    Iams = ADCBuf4 * GainI + OffsetIams;
    Ibms = ADCBuf5 * GainI + OffsetIbms;
    Icms = ADCBuf6 * GainI + OffsetIcms;
    ...
    ...
    DutyCycles[0] = Vamsref/Vdc+0.5;
    DutyCycles[1] = Vbmsref/Vdc+0.5;
    DutyCycles[2] = Vcmsref/Vdc+0.5;
    DioCl1MultiPwmOut_setDutyCycle( MyDioCl1MultiPwmOut, DutyCycles);
    DioCl1MultiPwmOut_write( MyDioCl1MultiPwmOut); // PWM update
}

```




Three phases 20 kHz PWM




100 kHz PWM

ISR



Three phases 20 kHz PWM



200 kHz PWM

ISR


ISR

dSPACE MLBX




- Approche complète et présentation du **code C** utilisant **RTLib**
- Commande vectorielle à haute fréquence d'échantillonnage, destinée au pilotage de moteurs **haute vitesse** et d'EP
- Mise en œuvre d'une **PWM** pouvant atteindre **200 kHz**
- **Impossible** à réaliser en utilisant **RTI (Real-Time Interface)** et **Matlab/Simulink**
- Gestion de périodes d'échantillonnage multiples (résolveurs, estimateurs)

Low-cost solutions for Rapid Control Prototyping

LaunchPad C2000 <https://www.ti.com/design-development/embedded-development/c2000-mcus.html#hardware>



New



Best

LAUNCHXL-F28P65X

Low-cost development board

- TMS320F28P650DK9: **200 MHz dual C28x CPU, FPU** and TMU, **200 MHz dual CLA**, 1.28 MB Flash
- 3x 16-bit or 12-bit ADCs
- 36x PWM channels, CAN (DCAN), 6x encoder modules (eQEP), UART, and more
- Power domain isolation for real-time debug and flash programming
- [EtherCAT PHYs and RJ45 connectors](#)
- Two encoder interface (eQEP) connectors

39.00 USD

LAUNCHXL-F28P55X
150 MHz, 29 USD

LAUNCHXL-F2800157

low-cost development board.

- TMS320F2800157: **120 MHz C28x CPU with FPU** and TMU, 256 KB Flash
- 2x 12-bit ADC
- 14x PWM channels, CAN (DCAN), 2x encoder modules (eQEP), UART, and more
- Power domain isolation for real-time debug and flash programming
- On-board CAN transceiver and connector
- Two encoder interface (eQEP) connectors

29.00 USD

LAUNCHXL-F28049C

Optimized for cost-sensitive power control applications.

- Featuring the TMS320F280049C: 32-bit C2000 MCU @ **100MHz, FPU**, TMU, and CLA; 256kB Flash / 100kB RAM; InstaSPIN-FOC and Configurable Logic Block enabled.
- Includes 16 PWM channels (16 high resolution), 21 channel 3x12-bit 3.46 MSPS ADC, 14 Comparators, 4 Sigma Delta Filters, 2x CAN
- Motor control software in ROM implements InstaSPIN-FOC solutions for 3 phase motors.

39.00 USD

LAUNCHXL-F28379D

Dual Core MCU with highest level of peripheral integration in C2000 product family.

- Featuring the TMS320F28379D: **dual 32-bit Delfino MCUs @200MHz, FPU**, 1MB Flash/164KB RAM. Position Manager Enabled.
- 4 16/12-bit ADCs with on PCB instrumentational amplifiers. 3x 12-bit output DACs and 8 windowed comparators for asynchronous output triggering.
- 24 PWMs (16 high resolution), 6 eCAP modules mapped to any GPIO, and 3 eQEP modules. 8 Sigma Delta Demodulator Inputs.


39.00 USD

Other uC/DSC

- Stellar E STEVAL-TTM007A
 - **ASIL D SR5E1E7 MCU**: 2× 32-bit Arm® Cortex®-M7, double-precision FPU, 300 MHz
 - 12 timers, 24 PWM, ADC 5x12 bits + 2x16 bits, DAC 2x12 bits
 - 4 CAN, 4 SPI, 3 UART, 2 I2C
 - <https://www.st.com/en/automotive-microcontrollers/sr5e1e7.html>



805 USD





300 USD


Low-cost solutions for Rapid Control Prototyping

LaunchPad C2000

- LaunchXL-F28379D Quick Start Guide SPRUI40.pdf
- LaunchXL-F28379D User's guide SPRUI77C.pdf
- BoosterPack plug-in modules
- BOOSTXL-DRV8305EVM: tri-phase inverter 15A, 48V
- BOOSTXL-DRV8323RS : tri-phase inverter 15A, 6-54V



F28388D Ethernet on docking station



LaunchXL-F28069M + BOOSTXL-DRV8301

Références

Implémentation sur MLBX, F28379D ou ESP32

- [C71] L. BAGHLI, E. JAMSHIDPOUR, N. TAKORABET, [Linear BLDC Motor Embeded Control on ESP32](#), International Conference on Advanced Electrical Engineering, IEEE ICAEE 2024, Sidi-Bel-Abbes, Algeria, 5-7 Nov. 2024, DOI: [10.1109/ICAEE53772.2022.9962145](https://doi.org/10.1109/ICAEE53772.2022.9962145)
- [C60] L. BAGHLI, E. JAMSHIDPOUR, [Implementing a 200 kHz PWM Field Oriented Control using RTLib and C program on a dSPACE MicroLabBox](#), International Conference on Advanced Electrical Engineering, IEEE ICAEE 2022, Constantine, Algeria, 29-31 October 2022, DOI: [10.1109/ICAEE53772.2022.9962145](https://doi.org/10.1109/ICAEE53772.2022.9962145)
- [A39] I. BENNIA, L. BAGHLI, E. JAMSHIDPOUR, A. MECHERNENE, J.-P. MARTIN, D. YOUSFI, [Real-Time Power electronics Control and Monitoring with TI F28379D DSC and GUI Composer](#), arXiv, 2025, [doi:10.48550/ARXIV.2509.25008](https://doi.org/10.48550/ARXIV.2509.25008)
- [C67] L. BAGHLI, E. JAMSHIDPOUR, N. TAKORABET, J-P. MARTIN, and S. PIERFEDERICI, [Low-Cost Power Electronics Controller Using F28379D DSP](#), 2024 International Conference on Materials and Energy, ICOME 2024, Bangkok, Thailand, 30 Oct.-1 Nov. 2024, DOI: [10.1109/ICOME-EE64119.2024.10845244](https://doi.org/10.1109/ICOME-EE64119.2024.10845244)


Microcontrollers, DSC and DSP

- **μC** : microcontroller = Microprocessor (**μP**) + memory + peripherals = PC in 1 chip
- **DSP** : Digital Signal Processor
 - Microprocessor (**μP**), heart of a computer
 - Additional hardware modules to accelerate some computation operations: Sum Of Product (SOP)
- **DSC** : Digital Signal Controller
 - Microcontroller (**μC**) + **DSP** engine in 1 chip
 - Combine the power and computation of a **DSP** with the memory and peripherals of a **μC**
- The **DSC** is the optimal solution for **real time control** of embedded systems that requires high computation
- The **μC** is the optimal solution for **Internet of Things** systems that requires low cost, high connectivity and many interfaces


$$y = \sum_{i=0}^3 \text{coeff}[i] * \text{data}[i]$$

DSC F28379D

Secure Memories shown in Red



DSC F28379D



Features

- **Dual-core architecture**

- Two TMS320C28x **32-bit** CPUs, – **200 MHz**
- IEEE 754 single-precision Floating-Point Unit (**FPU**)
- Trigonometric Math Unit (**TMU**)
- Viterbi/Complex Math Unit (VCU-II)
- Two programmable Control Law Accelerators (**CLAs**)
 - 200 MHz – IEEE 754 FP instructions
 - Executes code independently of main CPU
- On-chip memory
 - 512KB (256KW) or **1MB** (512KW) of **flash** (ECC-protected)
 - 172KB (86KW) or 204KB (102KW) of RAM
 - Dual-zone security supporting third-party development
 - Unique identification number
- Clock and system control
 - Two internal zero-pin 10-MHz oscillators
 - On-chip crystal oscillator
 - Windowed **watchdog** timer module
 - Missing clock detection circuitry
- 1.2-V core, 3.3-V I/O design

- **System peripherals**

- Two External Memory Interfaces (EMIFs) with ASRAM and SDRAM support
- **Dual 6-channel Direct Memory Access (DMA) controllers**
- **Up to 169 individually programmable, multiplexed General-Purpose Input/Output (GPIO) pins** with input filtering
- Expanded Peripheral Interrupt controller (ePIE)
- Multiple Low-Power Mode (LPM) support with external wakeup

- **Communications peripherals**

- USB 2.0 (MAC + PHY)
- Support for 12-pin 3.3 V-compatible Universal Parallel Port (uPP) interface
- **Two Controller Area Network (CAN) modules**
- Three high-speed (up to 50-MHz) SPI ports (pin-bootable)
- Two Multichannel Buffered Serial Ports (McBSPs)
- **Four Serial Communications Interfaces (SCI/UART)** (pin-bootable)
- **Two I2C interfaces** (pin-bootable)

Features

- **Analog subsystem**

- Up to four Analog-to-Digital Converters (ADCs)

- 16-bit mode

- 1.1 MSPS each (up to 4.4-MSPS system throughput)

- Differential inputs

- Up to 12 external channels

- 12-bit mode

- 3.5 MSPS each (up to 14-MSPS system throughput)

- Single-ended inputs

- Up to 24 external channels

- **Single Sample-and-Hold (S/H) on each ADC**

- Hardware-integrated post-processing of ADC conversions

- Saturating offset calibration

- Error from setpoint calculation

- High, low, and zero-crossing compare, with interrupt capability

- Trigger-to-sample delay capture

- Eight windowed comparators with 12-bit Digital-to-Analog Converter (DAC) references

- Three 12-bit buffered DAC outputs

- **Enhanced control peripherals**

- 24 Pulse Width Modulator (PWM) channels with enhanced features

- 16 High-Resolution Pulse Width Modulator (HRPWM) channels

- High resolution on both A and B channels of 8 PWM modules

- Dead-band support (on both standard and high resolution)

- Six Enhanced Capture (eCAP) modules

- Three Enhanced Quadrature Encoder Pulse (eQEP) modules

- Eight Sigma-Delta Filter Module (SDFM) input channels, 2 parallel filters per channel

- Standard SDFM data filtering

- PWM / ADC / GPIO / eQEP


- CAN / SPI / SCI / I2C

Plan

- Launchpad, DSC F28379D et ses périphériques
 - Entrées/sorties : GPIO
 - Interruptions et ISR
 - Modulation de Largeur d'Impulsion : PWM
 - Conversion Analogique Numérique : ADC
-
- PWM / ADC / GPIO / eQEP
 - CAN / SPI / SCI / I2C

DSC F28379D

- Mother board
- Code Composer Studio: Compile, **Debug**, Flash
- Interface GUI




```
ti12 - hach_379D/main_reg_l_flash.c - Code Composer Studio
File Edit View Navigate Project Run Scripts Window Help
Project Explorer
> adc_soc_epwm_cpu01
> enet_lwip
> epwm_updown_aq_cpu01
> ethernet_c28x_config
> Example_28379D_launchPad
> flash_programming_dcsn_cpu01
> gpio_toggle_cpu01
> hach_379D [Active - Debug Flash]
  > Binaries
  > Includes
  > Debug
  > Debug Flash
  > Release
  > targetConfigs
  > 2837xD_FLASH_link_cpu1.cmd
  > 2837xD_Adcc
  > 2837xD_CodeStartBranchasm
  > 2837xD_CpuTimersc
  > 2837xD_DefaultISRc
  > 2837xD_EPwmc
  > 2837xD_GlobalVariableDefsc
  > 2837xD_Gpioc
  > 2837xD-Headers_nonBIOS_cpu1.cmd
  > 2837xD_IDC.c
  > 2837xD_PieCtrlc
  > 2837xD_PieVectc
  > 2837xD_SysCtrlc
  > 2837xD_usDelayasm
  > main_reg_l_flash.c
  > doc
  > examples
  > 2837xD_RAM_link_cpu1.cmd
  > CMakeLists.txt
  > main_epwm_adcc
  > main_epwm1.c
  > main_epwm3.c
  > main_led_blink.c
  > main_reg_1.c
  > main_timer_gpio.c
  > main_timer_led.c
  > hacheur
  > hacheurold
  > p65x_bldc
  > p65x_reg
  > scl_ex1_echoback
  > timer_led_blink_cpu01
main_reg_l_flash.c
66
67 // Regulation du courant
68 void Reguli()
69 {
70     e = Iref - Imes;
71     alpha = Kp*e + xe_I;
72     if ( (alpha < 0.5) && (alpha > 0.5) ) xe_I += Kie;
73     // limiteur de tension
74     if ( alpha > 0.5) alpha = 0.5;
75     if ( alpha < 0.5) alpha = -0.5;
76     cmpr = (alpha+0.5)*FullPWM;
77 }
78
79 interrupt void adcal_isr(void)
80 {
81     GpioDataRegs.GPASET.bit.GPIO67 = 1;
82     Count++;
83     GpioDataRegs.GPBTOGGLE.bit.GPIO34 = 1;
84
85     ADCIref = AdcResultRegs.ADCRESULT0;
86     ADCImes = AdcResultRegs.ADCRESULT0;
87     if (Echelons) IrefEch = ADCIref*0.00390625 - 8; // +/-8A
88     else Iref = ADCIref*0.00390625 - 8; // +/-8A
89     Imes = ADCImes*0.0107421875 - 33.333; // calibre LTS25 A 8A
90
91     if (Echelons)
92         if (++Count >= IrefEchT) {
93             Count=0;
94             Ech = ! Ech;
95             if (Ech) Iref = IrefEch;
96             else Iref = -IrefEch;
97             if (Ech) GpioDataRegs.GPASET.bit.GPIO22 = 1;
98             else GpioDataRegs.GPCLEAR.bit.GPIO22 = 1;
99         }
100     Reguli();
101     //cmpr = ADCIref;
102     EPwm1Regs.CMPA.bit.CMPA = cmpr;
103     EPwm1Regs.CMPB.bit.CMPB = cmpr;
104     EPwm2Regs.CMPA.bit.CMPA = cmpr;
105     EPwm2Regs.CMPB.bit.CMPB = cmpr;
106
107     // Check if overFlow has occurred
108     if(1 == AdcaRegs.ADCINTOVFL.bit.ADCINT1)
109     {
110         AdcaRegs.ADCINTOVFL.bit.ADCINT1 = 1; //clear INT1 overFlow flag
111         AdcaRegs.ADCINTFLGCLR.bit.ADCINT1 = 1; //clear INT1 flag
112     }
113     AdcaRegs.ADCINTFLGCLR.bit.ADCINT1 = 1; //clear INT1 flag
114     PieCtrlRegs.PIEACK.all = PIEACK_GROUP1;
115     GpioDataRegs.GPCLEAR.bit.GPIO67 = 1;
116 }
```

Questions about peripherals

PWM / ADC / GPIO / SPI / I2C

- **What:** What is it?
- **How:** How does it work?
- **Usage:** How to use it?
- **Target:** Possible applications




J1.01 +3.3V	J3.21 +5V	J4.40 PWM1A PWMHA	J2.20 GND
J1.02 P32 Info	J3.20 GND	J4.39 PWM1B PWMLA	J2.19 P61
J1.03 P19 FAULT (in)	J3.23 ADCIN14 Va	J4.38 PWM2A PWMHB	J2.18 P123 SCS
J1.04 P18 HallA	J3.24 ADCINC3 Vb	J4.37 PWM2B PWMLB	J2.17 P122
J1.05 P67 HallB	J3.25 ADCINB3 Vc	J4.36 PWM3A PWMHC	J2.16 RESET
J1.06 P111 HallC	J3.26 ADCINA3 Vdc	J4.35 PWM3B PWMLC	J2.15 P58 MOSI
J1.07 P60 SCLK	J3.27 ADCINC2 Ia	J4.34 P24	J2.14 P59 MISO
J1.08 P22	J3.28 ADCINB2 Ib	J4.33 P16	J2.13 P124 ENGATE
J1.09 P105 SCL_OLED	J3.29 ADCINA2 Ic	J4.32 DAC1 BNC1	J2.12 P125 WAKE
J1.10 P104 SDA_OLED	J3.30 ADCINA0	J4.31 DAC2 BNC2	J2.11 P29



Hacheur 4Q - F28379D



- F28379D + carte d'interface
- Hacheur 4Q : Module BTS7960
- Mesure de courant LEM LTS-25np
- Charge : Self + résistances de puissance

Vérification de la mesure de courant avec une sonde de courant Fluke i310s



Position measurement

- Incremental encoder: eQEP
 - Enhanced Quadrature Encoder Pulse
- Hall sensors (BLDC): GPIO
- Resolver: SPI + AD2S1210







Moteur BLDC Brushless DC Motor

Câblage sonde à effet Hall :

- RED AWG26** → Vcc Hall [5 – 24]V
- BLUE** → Sonde Hall A
- GREEN** → Sonde Hall B
- WHITE** → Sonde Hall C
- BLACK** → GND Hall

Câblage moteur BLDC avec le BOOSTXL-DRV8305EVM :

- YELLOW AWG20** → Phase U
- RED** → Phase V
- BLACK** → Phase W



3 Hall sensors, BLDC motor

Incremental Encoder with top index, BLDC motor


Position measurement

- Hall sensors (BLDC): GPIO


Moteur BLDC Brushless DC Motor

Câblage sonde à effet Hall :
RED AWG26 → Vcc Hall [5 – 24]V
BLUE → Sonde Hall A
GREEN → Sonde Hall B
WHITE → Sonde Hall C
BLACK → GND Hall

Câblage moteur BLDC avec le
BOOSTXL-DRV8305EVM :
YELLOW AWG20 → Phase U
RED → Phase V
BLACK → Phase W



3 Hall sensors, BLDC motor



3 Hall sensors of a linear BLDC motor

Position measurement

- Resolver: SPI + AD2S1210









Figure 25. Electrical Resolver Representation




Resolver interface, MS motor Vector control



BLDC motor control with F28379D

- Hall sensors (BLDC): GPIO
- 3-phase inverter



BLDC motor control with F28379D

Moteur BLDC Brushless DC Motor

Câblage sonde à effet Hall :

RED AWG26 → Vcc Hall [5 – 24]V

BLUE → Sonde Hall A

GREEN → Sonde Hall B

WHITE → Sonde Hall C

BLACK → GND Hall


Câblage moteur BLDC avec le

BOOSTXL-DRV8305EVM :

YELLOW AWG20 → Phase U

RED → Phase V





BLACK → Phase W



3 Hall sensors, BLDC motor




Communication Interface Units

- Serial Communication Interface (SCI) - UART
- Inter Integrated Circuit (I2C) – Bus
 - I2C bus: SCL (Clock) and SDA (Data)
- Serial Peripheral Interface (SPI)
- Controller Area Network (CAN)




Communication Interface Units

- Serial Communication Interface (SCI) - UART
- Inter Integrated Circuit (I2C) – Bus
 - I2C bus: SCL (Clock) and SDA (Data)
- **Serial Peripheral Interface (SPI)**
 - SCLK: Serial Clock (output from master)
 - MOSI: Master Out Slave In (data output from master)
 - MISO: Master In Slave Out (data output from slave)
 - SS: Slave Select (often active low, output from master)
- Controller Area Network (CAN)




Extended Frame: 29-bit Identifier (CAN v2.0B)





Battery Management System (BMS)


- 96 LiPo cells for EV
- Current control, charge and discharge
- Individual cell balancing
- CAN bus interface
- HMI and software





Charging board



Measurement and balancing board



Control and communication board






GPIO : General-Purpose Digital I/O

What : Qu'est ce que c'est ?

- Entrées ou sorties logiques
- Signal logique 1/0 \Leftrightarrow Signal de tension 3.3V / 0V
- Pins (broches) multiplexées avec d'autres périphériques
- Contrôlées par des registres
- Pullup interne
- Interruptions


R	VREFHIC	VREFLOA	ADCINC2	ADCINC4
P	VSSA	VREFLOC	ADCINC3	ADCINC5
N	VSS	GPIO109	GPIO114	GPIO113
M	VDDIO	GPIO110	GPIO112	GPIO111
L	GPIO27	GPIO106	GPIO107	GPIO108
K	GPIO26	GPIO25	GPIO24	GPIO23
	1	2	3	4



GPIO : General-Purpose Digital I/O

How :
Comment
fonctionne t il ?

A GPIO Group multiplexer and four GPIO Index multiplexers provide a double layer of multiplexing to allow up to twelve independent peripheral signals and a digital I/O function to share a single pin. Each output pin can be controlled by either a peripheral or CPU1, CPU1 CLA, CPU2, or CPU2 CLA. However, the peripheral multiplexing and pin assignment can only be configured by CPU1.



If the pin is set as a GPIO by the GPIO multiplexer, the direction will be set by the GPIO direction register. The GPIO data register will have the value of the pin if set as an input or write the value of the data register to the pin if set as an output. The data register can be quickly and easily modified using set, clear, or toggle registers. Also, the pin has an option for an internal pull-up.

GPIO : General-Purpose Digital I/O


How : Comment fonctionne t il ? (Détails)

Each general-purpose I/O pin has a maximum of **four options**, either **general purpose I/O** or up to three possible **peripheral pin assignments**.

This is selected using the **GPIO port multiplexer**.


If the pin is set to GPIO, the **direction register** sets it as an **input or an output**.

The **input qualification** will be explained shortly.



GPIO : General-Purpose Digital I/O

How :
Comment
fonctionne t il ?



Groupés en 6 ports : GPIO Port A. .GPIO Port F
Configurables via GPAMUX1,..., GPADIR,... GPAPUD

TMS320F2837xD Technical Reference Manual spruhm8i
TMS320F2837xD Microcontroller Workshop

GPIO Index	GPIO Mux Selection							
	0, 4, 8, 12	1	2	3	5	6	7	15
GPyGMUXn. GPIOz =	00b, 01b, 10b, 11b	00b			01b			11b
GPyMUXn. GPIOz =	00b	01b	10b	11b	01b	10b	11b	11b
	GPIO0	EPWM1A (O)					SDAA (I/OD)	
	GPIO1	EPWM1B (O)		MFSRB (I/O)			SCLA (I/OD)	
	GPIO2	EPWM2A (O)			OUTPUTXBAR1 (O)		SDAB (I/OD)	
	GPIO3	EPWM2B (O)	OUTPUTXBAR2 (O)	MCLKRB (I/O)	OUTPUTXBAR2 (O)		SCLB (I/OD)	
	GPIO4	EPWM3A (O)			OUTPUTXBAR3 (O)		CANTXA (O)	

GPIO : General-Purpose Digital I/O

How :
Comment
fonctionne t il ?


GPAGMUX1[13:12]	GPAMUX1[13:12]	Pin functionality
00	00	GPIO6
00	01	EPWM4A
00	10	OUTPUTXBAR4
00	11	EXTSYNCOUT
01	00	GPIO6
01	01	EQEP3A
01	10	CANB_TX
01	11	
10	00	GPIO6
10	01	
10	10	
10	11	
11	00	GPIO6
11	01	
11	10	
11	11	

GPIO Index	GPIO Mux Selection							
	0, 4, 8, 12	1	2	3	5	6	7	15
GPyGMUXn. GPIOz =	00b, 01b, 10b, 11b	00b			01b			11b
GPyMUXn. GPIOz =	00b	01b	10b	11b	01b	10b	11b	11b
GPIO0		EPWM1A (O)				SDAA (I/OD)		
GPIO1		EPWM1B (O)		MFSRB (I/O)		SCLA (I/OD)		
GPIO2		EPWM2A (O)			OUTPUTXBAR1 (O)	SDAB (I/OD)		
GPIO3		EPWM2B (O)	OUTPUTXBAR2 (O)	MCLKRB (I/O)	OUTPUTXBAR2 (O)	SCLB (I/OD)		
GPIO4		EPWM3A (O)			OUTPUTXBAR3 (O)	CANTXA (O)		
GPIO5		EPWM3B (O)	MFSRA (I/O)	OUTPUTXBAR3 (O)		CANRXA (I)		
GPIO6		EPWM4A (O)	OUTPUTXBAR4 (O)	EXTSYNCOUT (O)	EQEP3A (I)	CANTXB (O)		


For example, the multiplexing for the **GPIO 6 pin** is controlled by writing to GPAGMUX[13:12] and GPAMUX[13:12]. By writing to these bits, GPIO 6 can be configured as either a general-purpose digital I/O or one of four different peripheral functions.

GPIO : General-Purpose Digital I/O

How :
Comment
fonctionne t il ?



- ◆ Qualification available on ports A - F
- ◆ Individually selectable per pin
 - ◆ no qualification (peripherals only)
 - ◆ sync to CPUx.SYSCLK only
 - ◆ qualify 3 samples
 - ◆ qualify 6 samples



The **GPIO input qualification feature** allows filtering out noise on a pin. The user would select the number of samples and qualification period.

Qualification is available on ports A - B and is individually selectable per pin

GPIO : General-Purpose Digital I/O

Usage : Comment l'utiliser ?

Step 1. Plan the device pin-out:

Choose peripheral mux with GPyMUX1/2,
GPyGMUX1/2 registers

Step 2. Enable or disable internal pull-up resistors:

(GPyPUD) registers.

Step 3. Select input qualification: (Optional)

Input only, GPyCTRL, GPyQSEL1, GPyQSEL2 registers

Step 4. For digital general purpose I/O, select the direction of the pin:

GPyDIR registers.

Use then GPyCLEAR, GPySET, or GPyTOGGLE registers

Optional :

Step 5. Select low power mode wake-up sources:

Specify which pins (0-63), that will be able to wake the device from HALT and STANDBY. GPIOLPMSELO/1 registers.

Step 6. Select external interrupt sources:

Specify the source for the XINT1 - 5 interrupts. GPIOXINTnSEL, XINTnCR registers.

Acronym	Register Name
GPACTRL	GPIO A Qualification Sampling Period Control (GPIO0 to 31)
GPAQSEL1	GPIO A Qualifier Select 1 Register (GPIO0 to 15)
GPAQSEL2	GPIO A Qualifier Select 2 Register (GPIO16 to 31)
GPAMUX1	GPIO A Mux 1 Register (GPIO0 to 15)
GPAMUX2	GPIO A Mux 2 Register (GPIO16 to 31)
GPADIR	GPIO A Direction Register (GPIO0 to 31)
GPAPUD	GPIO A Pull Up Disable Register (GPIO0 to 31)
GPAINV	GPIO A Input Polarity Invert Registers (GPIO0 to 31)
GPAODR	GPIO A Open Drain Output Register (GPIO0 to GPIO31)
GPAGMUX1	GPIO A Peripheral Group Mux (GPIO0 to 15)
GPAGMUX2	GPIO A Peripheral Group Mux (GPIO16 to 31)
GPACSEL1	GPIO A Core Select Register (GPIO0 to 7)
GPACSEL2	GPIO A Core Select Register (GPIO8 to 15)
GPACSEL3	GPIO A Core Select Register (GPIO16 to 23)
GPACSEL4	GPIO A Core Select Register (GPIO24 to 31)
GPALOCK	GPIO A Lock Configuration Register (GPIO0 to 31)
GPACR	GPIO A Lock Commit Register (GPIO0 to 31)
GPBCTRL	GPIO B Qualification Sampling Period Control (GPIO32 to 63)
GPBQSEL1	GPIO B Qualifier Select 1 Register (GPIO32 to 47)
GPBQSEL2	GPIO B Qualifier Select 2 Register (GPIO48 to 63)
GPBMUX1	GPIO B Mux 1 Register (GPIO32 to 47)
GPBMUX2	GPIO B Mux 2 Register (GPIO48 to 63)
GPBDIR	GPIO B Direction Register (GPIO32 to 63)
GPBPUD	GPIO B Pull Up Disable Register (GPIO32 to 63)

GPIO : General-Purpose Digital I/O

Usage : Comment l'utilise t on ?

```

EALLOW;
GpioCtrlRegs.GPAPUD.bit.GPIO0 = 1; // Disable pull-up on GPIO0 (EPWM1A)
GpioCtrlRegs.GPAPUD.bit.GPIO1 = 1; // Disable pull-up on GPIO1 (EPWM1B)
GpioCtrlRegs.GPAMUX1.bit.GPIO0 = 1; // Configure GPIO0 as EPWM1A
GpioCtrlRegs.GPAMUX1.bit.GPIO1 = 1; // Configure GPIO1 as EPWM1B

GpioCtrlRegs.GPAPUD.bit.GPIO2 = 1; // Disable pull-up on GPIO2 (EPWM2A)
GpioCtrlRegs.GPAPUD.bit.GPIO3 = 1; // Disable pull-up on GPIO3 (EPWM2B)
GpioCtrlRegs.GPAMUX1.bit.GPIO2 = 1; // Configure GPIO2 as EPWM2A
GpioCtrlRegs.GPAMUX1.bit.GPIO3 = 1; // Configure GPIO3 as EPWM2B

GpioCtrlRegs.GPAPUD.bit.GPIO4 = 1; // Disable pull-up on GPIO4 (
GpioCtrlRegs.GPAPUD.bit.GPIO5 = 1; // Disable pull-up on GPIO5 (
GpioCtrlRegs.GPAMUX1.bit.GPIO4 = 1; // Configure GPIO4 as EPWM3A // Toggle
GpioCtrlRegs.GPAMUX1.bit.GPIO5 = 1; // Configure GPIO5 as EPWM3B GpioDataRegs.GPATOGGLE.bit.GPIO32 = 1;

```

```

// Set
GpioDataRegs.GPASET.bit.GPIO32 = 1;
// Clear
GpioDataRegs.GPACLEAR.bit.GPIO32 = 1;
// Toggle
GpioDataRegs.GPATOGGLE.bit.GPIO32 = 1;

```

```



GpioCtrlRegs.GPBPUD.bit.GPIO32 = 1; // Disable pull-up on GPIO32
GpioCtrlRegs.GPBMUX1.bit.GPIO32 = 0; // Configure GPIO32 as GPIO
GpioCtrlRegs.GPBDIR.bit.GPIO32 = 1; // GPIO32 = output
GpioDataRegs.GPBCLEAR.bit.GPIO32 = 1; // Clear
EDIS;

```

```

// Read
int val = GpioDataRegs.GPADAT.bit.GPIO28;

```




Interruptions

How : Comment fonctionnent elles ?

Each C28x CPU core in the F2837xD device has its own PIE module, and each PIE module is configured independently.

Some interrupt signals are sourced from shared peripherals that can be owned by either CPU, and these interrupt signals are sent to both CPU PIE modules regardless of which CPU owns the peripheral.

Therefore, if enabled a peripheral owned by one CPU can cause an interrupt on the other CPU.



Interruptions

How : Comment fonctionnent elles ?

It is easier to explain the interrupt processing flow from the core back out to the interrupt sources.

The **INTM** is the master (global) interrupt switch.

This switch must be closed for any interrupts to propagate into the core.

The next layer out is the **interrupt enable register (IER)**.


The appropriate interrupt line switch must be closed to allow an interrupt through.

The **interrupt flag register (IFR)** gets set when an interrupt occurs.

Once the core starts processing an interrupt, the **INTM** switch opens to avoid nested interrupts and the flag is cleared.

Maskable Interrupt Processing

Conceptual Core Overview



- ◆ A valid signal on a specific interrupt line causes the latch to display a "1" in the appropriate bit
- ◆ If the individual and global switches are turned "on" the interrupt reaches the core

Interruptions

How : Comment fonctionnent elles ?

Now we need to look at the peripheral interrupt expansion block.

This block is connected to the core interrupt lines 1 through 12.


The PIE block consists of 12 groups.

Within each group, there are eight interrupt sources. Each group has a PIE interrupt enable register and a PIE interrupt flag register.

As you can see, the interrupts are numbered from 1.1 through 12.16, giving us a maximum of 192 interrupt sources.

Interrupt lines 13, 14, and NMI bypass the PIE block.

Peripheral Interrupt Expansion - PIE



F2837xD PIE Assignment Table - Lower

Interrupts

How : Comment fonctionnent elles ?

The interrupt assignment table tells us the location for each interrupt source within the PIE block. Notice the table is numbered from 1.1 through 12.16, perfectly matching the PIE block.

PIE Registers

PIEIFRx register (x = 1 to 12)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
INTx.16	INTx.15	INTx.14	INTx.13	INTx.12	INTx.11	INTx.10	INTx.9	INTx.8	INTx.7	INTx.6	INTx.5	INTx.4	INTx.3	INTx.2	INTx.1

PIEIERx register (x = 1 to 12)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
INTx.16	INTx.15	INTx.14	INTx.13	INTx.12	INTx.11	INTx.10	INTx.9	INTx.8	INTx.7	INTx.6	INTx.5	INTx.4	INTx.3	INTx.2	INTx.1

PIE Interrupt Acknowledge Register (PIEACK)

15 - 12	11	10	9	8	7	6	5	4	3	2	1	0
reserved	PIEACKx											

PIECTRL register

15 - 1	0
PIEVECT	ENPIE

	INTx.8	INTx.7	INTx.6	INTx.5	INTx.4	INTx.3	INTx.2	INTx.1
INT1	WAKE	TINT0	ADCD1	XINT2	XINT1	ADCC1	ADCB1	ADCA1
INT2	PWM8_TZ	PWM7_TZ	PWM6_TZ	PWM5_TZ	PWM4_TZ	PWM3_TZ	PWM2_TZ	PWM1_TZ
INT3	PWM8	PWM7	PWM6	PWM5	PWM4	PWM3	PWM2	PWM1
INT4			ECAP6	ECAP5	ECAP4	ECAP3	ECAP2	ECAP1
INT5						EQEP3	EQEP2	EQEP1
INT6	MCBSP_B_TX	MCBSP_B_RX	MCBSP_A_TX	MCBSP_A_RX	SPIB_TX	SPIB_RX	SPIA_TX	SPIA_RX
INT7			DMA_CH6	DMA_CH5	DMA_CH4	DMA_CH3	DMA_CH2	DMA_CH1
INT8	SCID_TX	SCID_RX	SCIC_TX	SCIC_RX	I2CB_FIFO	I2CB	I2CA_FIFO	I2CA
INT9	CAN1							SCIA_TX

F2837xD PIE Assignment Table - Upper

		INTx.16	INTx.15	INTx.14	INTx.13	INTx.12	INTx.11	INTx.10	INTx.9			
INT10	ADC									CA2	ADCA_EVT	
INT11	CLA	INT1	IPC3	IPC2	IPC1	IPC0				A1_2	CLA1_1	
INT12	FPU	INT2					PWM12_TZ	PWM11_TZ	PWM10_TZ	PWM9_TZ		
		INT3					EPWM12	EPWM11	EPWM10	EPWM9	INT4	XINT3
		INT4										
		INT5								SD2	SD1	
		INT6								SPIC_TX	SPIC_RX	
		INT7										
		INT8		UPPA								
		INT9		USBA								
		INT10	ADCD4	ADCD3	ADCD2	ADCD_EVT	ADCC4	ADCC3	ADCC2	ADCC_EVT		
		INT11										
		INT12	CLA_UF	CLA_OF	AUX_PLL_SLIP	SYS_PLL_SLIP	RAM_ACC_VIOLAT	FLASH_C_ERROR	RAM_C_ERROR	EMIF_ERROR		

Interruptions

How : Comment fonctionnent elles ?


PIE Initialization Code Flow – Summary

After the device is reset and executes the boot code, the selected boot option determines the code entry point.

This figure shows two different entry points. The one on the left is for **memory** block M0, and the one on the right is for **flash**.

In either case, **CodeStartBranch.asm** has a “Long Branch” to the entry point of the runtime support library. After the runtime support library complete execution, it calls **main**.

In **main**, we have a function call to **initialize the interrupt process** and enable the **PIE module**. When the CPU receives an interrupt, the vector address of the ISR **is fetched from the PIE RAM**, and the interrupt with the highest priority that is both flagged and enabled is executed.



Interruptions

How : Comment fonctionnent elles ?


Interrupt Signal Flow– Summary

The following steps occur during an interrupt process:

First, a peripheral interrupt is generated and the **PIE interrupt flag register** is set.

If the **PIE interrupt enable register** is enabled, then the **core interrupt flag register** will be set.

Next, if the core interrupt enable register and global interrupt mask is enabled, the **PIE vector table** will redirect the code to the **interrupt service routine**.



Interruptions

Usage : Comment l'utilise t on ?

```
interrupt void adca1_isr(void)
{
    GpioDataRegs.GPBSET.bit.GPIO32 = 1;    // Set
    ...
    ...
    PieCtrlRegs.PIEACK.all = PIEACK_GROUP1;
    GpioDataRegs.GPBCLEAR.bit.GPIO32 = 1;    // Clear
}
```

```
void main(void)
{
    // Step 1. Initialize System Control:
    // PLL, WatchDog, enable Peripheral Clocks
    // This example function is found in the F2806x_SysCtrl.c file.
    InitSysCtrl();

    // Step 2. Initalize GPIO:
    // This example function is found in the F2806x_Gpio.c file and
    // illustrates how to set the GPIO to it's default state.
    // InitGpio(); // Skipped for this example

    // Step 3. Clear all interrupts and initialize PIE vector table:
    // Disable CPU interrupts
    DINT;
    InitPieCtrl();
    IER = 0x0000;
    IFR = 0x0000;
    InitPieVectTable();

    EALLOW;
    PieVectTable.ADCA1_INT = &adca1_isr; //function for ADCA interrupt 1
    EDIS;
    PieCtrlRegs.PIEIER1.bit.INTx1 = 1;
    IER |= M_INT1; //Enable group 1 interrupts

    EINT; // Enable Global interrupt INTM
    ERTM; // Enable Global realtime interrupt DBGM


    // Step 6. IDLE loop. Just sit and loop forever (optional)
    for(;;) { }
}
```

Pulse Width Modulation (PWM)

What : Qu'est ce que c'est ?

- Normal PWM and **Motor Control PWM**
- Generating multiple, synchronized pulse width modulated outputs
- Module to **control chopper and inverter**
- Has internal timer
- Use Duty Cycle register to update the outputs on timer crossing their value
- **Motor Control PWM** have **dead band** generator, can synchronize the **ADC** start


<http://baghli.com/pwm>



Pulse Width Modulation (PWM)

How : Comment fonctionne t elle ?


- An ePWM module can be synchronized with adjacent ePWM modules.
- The generated PWM waveforms are available as **outputs** on the GPIO pins.
- Additionally, the EPWM module can generate ADC starter conversion signals (**SOC**) and generate **interrupts** to the PIE block.
- External trip zone signals can trip the output and generate interrupts, too.
- The outputs of the comparators are used as inputs to the digital compare sub-module.



Pulse Width Modulation (PWM)

How : Comment fonctionne t elle ?

- The **ePWM**, or **enhanced PWM block** diagram, consists of a series of sub-modules



Pulse Width Modulation (PWM)

How : Comment fonctionne t elle ?


ePWM Time-Base Sub-Module

In the time-base sub-module, the clock prescaler (**TBCTL.CLKDIV**) divides down the device core system clock and clocks the 16-bit time-base counter.

The time-base counter (**TBCTR**) is used to generate asymmetrical and symmetrical waveforms using three different count modes: **count-up** mode, **countdown** mode, and **count up and down** mode (**TBCTL.CTRMODE**).




A period register is used to control the maximum count value (**TBPRD**).

Additionally, the time-base counter has the capability to be synchronized and phase-shifted (**TBPHS**) with other ePWM units (**TBCTL**).



Pulse Width Modulation (PWM)

ePWM Time-Base Sub-Module



For Up Count and Down Count
 $T_{PWM} = (TBPRD + 1) \times T_{TBCLK}$
 $F_{PWM} = 1 / (T_{PWM})$


For Up and Down Count
 $T_{PWM} = 2 \times TBPRD \times T_{TBCLK}$
 $F_{PWM} = 1 / (T_{PWM})$

Upper Register:

Phase Direction

0 = count down after sync
 1 = count up after sync

$$TBCLK = EPWMCLK / (HSPCLKDIV * CLKDIV)$$



Emulation Halt Behavior

00 = stop after next CTR inc/dec
 01 = stop when:
 Up Mode; CTR = PRD
 Down Mode; CTR = 0
 Up/Down Mode; CTR = 0
 1x = free run (do not stop)

TB Clock Prescale

000 = /1 (default)
 001 = /2
 010 = /4
 011 = /8
 100 = /16
 101 = /32
 110 = /64
 111 = /128

High Speed TB Clock Prescale

000 = /1
 001 = /2 (default)
 010 = /4
 011 = /6
 100 = /8
 101 = /10
 110 = /12
 111 = /14


Lower Register:

Software Force Sync Pulse

0 = no action
 1 = force one-time sync

Counter Mode

00 = count up
 01 = count down
 10 = count up and down
 11 = stop - freeze (default)



Sync Output Select

(source of EPWMxSYNCO signal)
 00 = EPWMxSYNCl
 01 = CTR = 0
 10 = CTR = CMPB *
 11 = disable SyncOut

Period Shadow Load

0 = load on CTR = 0
 1 = load immediately

Phase Reg. Enable

0 = disable
 1 = CTR = TBPHS on EPWMxSYNCl signal

Pulse Width Modulation (PWM)


ePWM Compare Sub-Module

The compare sub-module uses two compare registers (CMPA, CMPB) to detect time-base count (TBCTR) matches.


These compare match events are fed into the action qualifier sub-module.

The output of this block feeds two signals into the action qualifier.

How : Comment fonctionne t elle ?



ePWM Compare Event Waveforms



Pulse Width Modulation (PWM)


How : Comment fonctionne t elle ?

ePWM Action Qualifier Sub-Module

The action qualifier sub-module uses the inputs from the compare logic and time-base counter to generate various actions on the output pins.

This table shows the various action qualifier compare-match options for when the time-base counter equals zero (Z), compare A match (CAU, CAD), compare B match (CBU, CBD), and period match (P), or a Trigger event (T1, T2) based on a comparator, trip, or sync signal.


Based on the selected match option, the output pins can be configured to do nothing, clear low, set high, or toggle. Also, the output pins can be forced to any action using software.



Pulse Width Modulation (PWM)

ePWM Action Qualifier Sub-Module


with Independent Modulation on EPWMA / B



```
// Set actions
EPwm1Regs.AQCTLA.bit.CAU = AQ_SET; // Set PWM1A on event A, up count
EPwm1Regs.AQCTLA.bit.CAD = AQ_CLEAR; // Clear PWM1A on event A, down count
EPwm1Regs.AQCTLB.bit.CBU = AQ_SET; // Set PWM1B on event B, up count
EPwm1Regs.AQCTLB.bit.CBD = AQ_CLEAR; // Clear PWM1B on event B, down count
```

How : Comment fonctionne t elle ?
Usage : Comment l'utilise t on ?

with Independent Modulation on EPWMA



```
// Set actions
EPwm1Regs.AQCTLA.bit.CAU = AQ_SET;
EPwm1Regs.AQCTLA.bit.CBD = AQ_CLEAR;
EPwm1Regs.AQCTLB.bit.ZRO = AQ_CLEAR;
EPwm1Regs.AQCTLB.bit.PRD = AQ_SET;
```

Pulse Width Modulation (PWM)

Usage : Comment l'utilise t on ?

On configure les GPIO pour pointer vers les sorties PWM

```
void Gpio_setup(void)
{
// Enable PWM1-3 on GPIO0-GPIO5
EALLOW;
GpioCtrlRegs.GPAPUD.bit.GPIO0 = 0; // Enable pullup on GPIO0
GpioCtrlRegs.GPAPUD.bit.GPIO1 = 0; // Enable pullup on GPIO1
GpioCtrlRegs.GPAPUD.bit.GPIO2 = 0; // Enable pullup on GPIO2
GpioCtrlRegs.GPAPUD.bit.GPIO3 = 0; // Enable pullup on GPIO3
GpioCtrlRegs.GPAPUD.bit.GPIO4 = 0; // Enable pullup on GPIO4
GpioCtrlRegs.GPAPUD.bit.GPIO5 = 0; // Enable pullup on GPIO5
GpioCtrlRegs.GPAMUX1.bit.GPIO0 = 1; // GPIO0 = PWM1A
GpioCtrlRegs.GPAMUX1.bit.GPIO1 = 1; // GPIO1 = PWM1B
GpioCtrlRegs.GPAMUX1.bit.GPIO2 = 1; // GPIO2 = PWM2A
GpioCtrlRegs.GPAMUX1.bit.GPIO3 = 1; // GPIO3 = PWM2B
GpioCtrlRegs.GPAMUX1.bit.GPIO4 = 1; // GPIO4 = PWM3A
GpioCtrlRegs.GPAMUX1.bit.GPIO5 = 1; // GPIO5 = PWM3B
EDIS;
}
```


On configure le module ePWM

```
void InitPWM()
{
EALLOW;
SysCtrlRegs.PCLKCR0.bit.TBCLKSYNC = 0; // Stop all the TB clocks
EDIS;
// setup the Time-Base Period Register (TBPRD)
// 100MHz/10 kHz/2 = 5000
EPwm1Regs.TBPRD = 5000; // Set timer period
EPwm1Regs.TBPRD = EPWM_TIMER_TBPRD; // Set timer period 801 TBCLKs
EPwm1Regs.TBPHS.bit.TBPHS = 0x0000; // Phase is 0
EPwm1Regs.TBCTR = 0x0000; // Clear counter
EPwm1Regs.CMPA.bit.CMPA = cmpr; // Set compare A value
EPwm1Regs.CMPB.bit.CMPB = cmpr; // Set Compare B value
// Setup counter mode
EPwm1Regs.TBCTL.bit.CTRMODE = TB_COUNT_UPDOWN; // Count up and down
EPwm1Regs.TBCTL.bit.PHSEN = TB_DISABLE; // Disable phase loading
EPwm1Regs.TBCTL.bit.HSPCLKDIV = TB_DIV1; // Clock ratio to
SYSCLKOUT
EPwm1Regs.TBCTL.bit.CLKDIV = TB_DIV1;
// Setup shadowing
EPwm1Regs.CMPCTL.bit.SHDWAMODE = CC_SHADOW;
EPwm1Regs.CMPCTL.bit.SHDWBMODE = CC_SHADOW;
EPwm1Regs.CMPCTL.bit.LOADAMODE = CC_CTR_ZERO; // Load on Zero
EPwm1Regs.CMPCTL.bit.LOADBMODE = CC_CTR_ZERO;
// Set actions
EPwm1Regs.AQCTLA.bit.CAU = AQ_SET; // Set PWM1A on event A, up count
EPwm1Regs.AQCTLA.bit.CAD = AQ_CLEAR; // Clear PWM1A on event A, down
count
EPwm1Regs.AQCTLB.bit.CBU = AQ_CLEAR;
EPwm1Regs.AQCTLB.bit.CBD = AQ_SET;

EALLOW;
SysCtrlRegs.PCLKCR0.bit.TBCLKSYNC = 1;
EDIS;
}
```

Pulse Width Modulation (PWM)

Usage : Comment l'utiliser ?



$$TBPRD = \frac{T_{PWM}}{2} = \frac{f_{TBCLK}}{2f_{PWM}} = \frac{100MHz}{2 \cdot 10kHz} = 5000$$

CMPA : 0000 → duty cycle : 100%

CMPA : 2500 → duty cycle : 50%

CMPA : 3750 → duty cycle : 33%

CMPA : 5000 → duty cycle : 0%

```
void InitPWM()
{
    EALLOW;
    SysCtrlRegs.PCLKCR0.bit.TBCLKSYNC = 0; // Stop all the TB clocks
    EDIS;
    // setup the Time-Base Period Register (TBPRD)
    // 100MHz/10 kHz/2 = 5000
    EPwm1Regs.TBPRD = 5000; // Set timer period
    EPwm1Regs.TBPRD = EPWM_TIMER_TBPRD; // Set timer period 801 TBCLKs
    EPwm1Regs.TBPHS.bit.TBPHS = 0x0000; // Phase is 0
    EPwm1Regs.TBCTR = 0x0000; // Clear counter
    EPwm1Regs.CMPA.bit.CMPA = cmpr; // Set compare A value
    EPwm1Regs.CMPB.bit.CMPB = cmpr; // Set Compare B value
    // Setup counter mode
    EPwm1Regs.TBCTL.bit.CTRMODE = TB_COUNT_UPDOWN; // Count up and down
    EPwm1Regs.TBCTL.bit.PHSEN = TB_DISABLE; // Disable phase loading
    EPwm1Regs.TBCTL.bit.HSPCLKDIV = TB_DIV1; // Clock ratio to
    SYSCLKOUT
    EPwm1Regs.TBCTL.bit.CLKDIV = TB_DIV1;
    // Setup shadowing
    EPwm1Regs.CMPCTL.bit.SHDWAMODE = CC_SHADOW;
    EPwm1Regs.CMPCTL.bit.SHDWBMODE = CC_SHADOW;
    EPwm1Regs.CMPCTL.bit.LOADAMODE = CC_CTR_ZERO; // Load on Zero
    EPwm1Regs.CMPCTL.bit.LOADBMODE = CC_CTR_ZERO;
    // Set actions
    EPwm1Regs.AQCTLA.bit.CAU = AQ_SET; // Set PWM1A on event A, up count
    EPwm1Regs.AQCTLA.bit.CAD = AQ_CLEAR; // Clear PWM1A on event A, down
    count
    EPwm1Regs.AQCTLB.bit.CBU = AQ_CLEAR;
    EPwm1Regs.AQCTLB.bit.CBD = AQ_SET;

    EALLOW;
    SysCtrlRegs.PCLKCR0.bit.TBCLKSYNC = 1;
    EDIS;
}
```

Pulse Width Modulation (PWM)

Usage : Comment l'utilise t on ?

Pour une utilisation avec des interruptions enclenchées par le module ePWM1 donc :

INT3.1

dans main.c

```
// epwm_isr
__interrupt void epwm_isr()
{
    GpioDataRegs.GPASET.bit.GPIO12 = 1;    // Set
    InterruptCount++;
    if (InterruptCount&1) GpioDataRegs.GPASET.bit.GPIO22 = 1;
        else GpioDataRegs.GPACLEAR.bit.GPIO22 = 1; // Clear

    // Clear INT flag
    EPwm1Regs.ETCLR.bit.INT = 1;
    // Acknowledge this interrupt to receive more interrupts from group 3
    PieCtrlRegs.PIEACK.all = PIEACK_GROUP3;

    GpioDataRegs.GPACLEAR.bit.GPIO12 = 1; // Clear
}
```

```
...
InitPieVectTable();

EALLOW; // This is needed to write to EALLOW protected registers
PieVectTable.EPWM1_INT = &epwm_isr;
EDIS; // This is needed to disable write to EALLOW protected registers

// Enable CPU INT3 which is connected to EPWM1-3 INT
IER |= M_INT3;

// Enable EPWM INTn in the PIE: Group 3 interrupt 1-6
PieCtrlRegs.PIEIER3.bit.INTx1 = 1;

// Enable global Interrupts and higher priority real-time debug events:
EINT; // Enable Global interrupt INTM
ERTM; // Enable Global realtime interrupt DBGM
...
```

avec en global


```
int InterruptCount=0;
```

```
void InitPWM()
{ ...
// Interrupt where we will change the Compare Values
EPwm1Regs.ETSEL.bit.INTSEL = ET_CTR_ZERO; // Select INT on Zero event
EPwm1Regs.ETSEL.bit.INTEN = 1; // Enable INT
EPwm1Regs.ETPS.bit.INTPRD = ET_1ST; // Generate INT on 1st event
EALLOW;
SysCtrlRegs.PCLKCR0.bit.TBCLKSYNC = 1;
EDIS;
}
```

Analog to Digital Converter (ADC)

What : Qu'est ce que c'est ?

- Convert a **continuous external voltage** (from 0V to 3.3V) to an internal numerical value value (0 to 4095)
- If $V_{DD}=3.3V$ and the ADC resolution is 10 bits, the **quantum** is $\frac{3.3}{2^{12}} = 0.8 \text{ mV}$. It is the smallest voltage value that can be detected by the ADC
- It is also the resolution in Volts



Stage 1

Stage 2

Analog to Digital Converter (ADC)

How : Comment fonctionne t il ?

4 ADC modules. Each module is based around a **12-bit or 16-bit converter**.

Differential signal conversions (16-bit mode only)

Single-ended signal conversions (12-bit mode only)


There are **16 input channels** and 16 result registers. The ADC triggering and conversion sequencing is managed by a series of start-of-conversion (SOCx) configuration registers. Each SOCx register configures a single channel conversion. It specifies the trigger source that starts the conversion, the channel to convert, and the acquisition sample window duration.

The **triggers include software by selecting a bit, CPU timers 0/1/2, all EPWM, and an external pin.**

Additionally, ADCINT 1 and 2 can be fed back for continuous conversions.

The ADC interrupt logic can generate up to nine interrupts. The results for SOC 0 through 15 will appear in result registers 0 through 15.

ADC Module Block Diagram




Analog to Digital Converter (ADC)

How :
Comment fonctionne t il ?

The block diagram for the ADC core and the ADC wrapper

ADC Module Block Diagram



Analog to Digital Converter (ADC)


How : Comment fonctionne t il ?

A conceptual view highlighting a single ADC start-of-conversion functional flow from triggering to interrupt generation.


This figure is replicated 16 times and the red text indicates the register names.

Example:

Sample A1 → A3 → A5 when ePWM1 SOCB/D is generated and then generate ADCINT1:



ADC SOCx Functional Diagram



This block diagram is replicated 16 times

Analog to Digital Converter (ADC)


How : Comment fonctionne t il ?

Il faut laisser le temps à l'échantillonneur et au convertisseur pour finir la conversion


7 cycles = 6 (à indiquer) + 1

`AdcRegs.ADCSOC0CTL.bit.ACQPS = 6`

ADC Timing: Sequential sampling



ADC Clocking Flow



Note: Sampling window of 7 cycles is minimum and it can be larger

Analog to Digital Converter (ADC)

Usage : Comment l'utiliser ?

- **ADCTRL1** (Control Register 1)
 - module reset, ADC enable
 - busy/busy channel
 - reference select
 - Interrupt generation control
- **ADCSOCxCTL**(SOC0 to SOC15 Control Registers)
 - trigger source
 - channel
 - acquisition sampling window
- **ADCINTSOCSELx**(Interrupt SOC Selection 1 and 2 Registers)
 - selects ADCINT1 / ADCINT2 trigger for SOCx
- **INTSELxNy**(Interrupt x and y Selection Registers)
 - EOC0 –EOC15 source select for ADCINT1-9
- **ADCRESULTx** (ADC Result 0 to 15 Registers)

ADC Registers

Registers `AdczRegs.register` ($z = a, b, c, \text{ or } d$)

Register	Description
ADCCTL1	Control 1 Register
ADCCTL2	Control 2 Register
ADCSOCxCTL	SOC0 to SOC15 Control Registers
ADCINTSOCSELx	Interrupt SOC Selection 1 and 2 Registers
INTSELxNy	Interrupt x and y Selection Registers
SOCPRCTL	SOC Priority Control Register
ADCBURSTCTL	SOC Burst Control Register
ADCOFFTRIM	Offset Trim Register
ADCRESULTx	ADC Result 0 to 15 Registers

Note: ADCRESULTx header file coding is `AdczResultRegs.ADCRESULTx` (not in `AdczRegs`)

Refer to the Technical Reference Manual for a complete listing of registers


Analog to Digital Converter (ADC)

Usage : Comment l'utiliser ?

ADC Control Register 1

AdczRegs.ADCCTL1 ($z = a, b, c, \text{ or } d$)

```
//Set pulse positions to late
AdcaRegs.ADCCTL1.bit.INTPULSEPOS = 1;
AdcbRegs.ADCCTL1.bit.INTPULSEPOS = 1;
AdccRegs.ADCCTL1.bit.INTPULSEPOS = 1;
//power up the ADC
AdcaRegs.ADCCTL1.bit.ADCPWDNZ = 1;
AdcbRegs.ADCCTL1.bit.ADCPWDNZ = 1;
AdccRegs.ADCCTL1.bit.ADCPWDNZ = 1;
//delay for 1ms to allow ADC time to power up
DELAY_US(1000);
```




Analog to Digital Converter (ADC)

Usage : Comment l'utiliser ?


ADC SOC0 –SOC15 Control Registers

AdczRegs.ADCSOCxCTL (*z = a, b, c, or d*)



ADC Control Register 2

AdczRegs.ADCCTL2 (*z = a, b, c, or d*)



Configured by AdcSetMode() function in source code

```

Adc.c
//--- Call AdcSetMode() to configure the resolution and signal mode.
// This also performs the correct ADC calibration for the configured mode.
AdcSetMode(ADC_ADCA, ADC_RESOLUTION_12BIT, ADC_SIGNALMODE_SINGLE);

F2837xD_Adc.c
* Set the resolution and signalmode for a given ADC. This will ensure that
* the correct trim is loaded.
void AdcSetMode(Uint16 adc, Uint16 resolution, Uint16 signalmode)
{
    Uint16 adcOffsetTrimOTPIIndex; //index into OTP table of ADC offset trims
    Uint16 adcOffsetTrim; //temporary ADC offset trim
  
```

Definitions for selecting ADC signaling mode and resolution defined in F2837xD_Adc_defines.h

```
AdcaRegs.ADCCTL2.bit.PRESCALE = 6; //set ADCCLK divider to /4
```

```
// ADCINC2 : courant de la phase a : Ia
AdccRegs.ADCSOC0CTL.bit.CHSEL = 2; //SOC0 will convert pin C2
AdccRegs.ADCSOC0CTL.bit.ACQPS = 30; //sample window is 100 SYSCLK cycles
AdccRegs.ADCSOC0CTL.bit.TRIGSEL = 5; //trigger on ePWM1 SOCA/C
```


Analog to Digital Converter (ADC)

Usage : Comment l'utiliser ?

ADC Conversion Result Registers

16-bit Mode

AdcResultRegs.ADCRESULTx ($n = a-d, x = 0-15$)




ADCINxP Voltage	ADCINxN Voltage	Digital Results	AdcResultRegs.ADCRESULTx
3.0V	0V	FFFFh	1111 1111 1111 1111
1.5V	1.5V	7FFFh	0111 1111 1111 1111
45µV	3.0V - 45µV	1h	0000 0000 0000 0001
0V	3.0V	0h	0000 0000 0000 0000

- ◆ Differential – two input pins (ADCINxP & ADCINxN)
- ◆ Input voltage is the difference between the two pins
- ◆ External reference (VREFHI and VREFLO)

ADC Conversion Result Registers

12-bit Mode

AdcResultRegs.ADCRESULTx ($n = a-d, x = 0-15$)



ADCINx Voltage	Digital Results	AdcResultRegs.ADCRESULTx
3.0V	FFFh	0000 1111 1111 1111
1.5V	7FFh	0000 0111 1111 1111
0.00073V	1h	0000 0000 0000 0001
0V	0h	0000 0000 0000 0000

- ◆ Single-ended – one input pin (ADCINx)
- ◆ External reference (VREFHI and VREFLO)

```
ADC_Ia = AdcResultRegs.ADCRESULT0;
ADC_Ib = AdcbResultRegs.ADCRESULT0;
ADC_Ic = AdcaResultRegs.ADCRESULT0;
```

Analog to Digital Converter (ADC)

Usage : Comment l'utiliser ?

ADC Interrupt Trigger SOC Select Registers 1 & 2

AdczRegs. ADCINTSOCSELx (z = a, b, c, or d)

ADCINTSOCSEL2

15 - 14	13 - 12	11 - 10	9 - 8	7 - 6	5 - 4	3 - 2	1 - 0
SOC15	SOC14	SOC13	SOC12	SOC11	SOC10	SOC9	SOC8

ADCINTSOCSEL1

15 - 14	13 - 12	11 - 10	9 - 8	7 - 6	5 - 4	3 - 2	1 - 0
SOC7	SOC6	SOC5	SOC4	SOC3	SOC2	SOC1	SOC0

SOCx ADC Interrupt Select

Selects which, if any, ADCINT triggers SOCx

00 = no ADCINT will trigger SOCx (TRIGSEL field determines SOCx trigger)

01 = ADCINT1 will trigger SOCx (TRIGSEL field ignored)


10 = ADCINT2 will trigger SOCx (TRIGSEL field ignored)

11 = invalid selection

Interrupt Select x and y Register

AdczRegs.INTSELxNy (z = a, b, c, or d)

Where x/y = 1/2, 3/4



**ADCINTx/y
Continuous
Mode Enable**
0 = one-shot pulse
generated (until flag
cleared by user)
1 = pulse generated for
each EOC

**ADCINTx/y
Interrupt Enable**
0 = disable
1 = enable

ADCINTx/y EOC Source Select
00h = EOC0 is trigger for ADCINTx/y
01h = EOC1 is trigger for ADCINTx/y
02h = EOC2 is trigger for ADCINTx/y
03h = EOC3 is trigger for ADCINTx/y
04h = EOC4 is trigger for ADCINTx/y
05h = EOC5 is trigger for ADCINTx/y
06h = EOC6 is trigger for ADCINTx/y
07h = EOC7 is trigger for ADCINTx/y
08h = EOC8 is trigger for ADCINTx/y
09h = EOC9 is trigger for ADCINTx/y
0Ah = EOC10 is trigger for ADCINTx/y
0Bh = EOC11 is trigger for ADCINTx/y
0Ch = EOC12 is trigger for ADCINTx/y
0Dh = EOC13 is trigger for ADCINTx/y
0Eh = EOC14 is trigger for ADCINTx/y
0Fh = EOC15 is trigger for ADCINTx/y

```
AdcaRegs.ADCINTSEL1N2.bit.INT1SEL = 2; //end of SOC2 will set INT1 flag
AdcaRegs.ADCINTSEL1N2.bit.INT1E = 1; //enable INT1 flag
AdcaRegs.ADCINTFLGCLR.bit.ADCINT1 = 1; //make sure INT1 flag is cleared
```

Analog to Digital Converter (ADC)

Usage : Comment l'utilise t on ?

```
ConfigureADC();
InitMyADC();
```

- Initialiser l'ADC
- Configurer l'ADC : Utilisateur
- Configuration pour l'onduleur triphasé

J1.01 +3.3V	J3.21 +5V	J4.40 PWM1A PWMHA	J2.20 GND
J1.02 P32 Info	J3.20 GND	J4.39 PWM1B PWMLA	J2.19 P61
J1.03 P19 FAULT (in)	J3.23 ADCIN14 Va	J4.38 PWM2A PWMHB	J2.18 P123 SCS
J1.04 P18 HallA	J3.24 ADCINC3 Vb	J4.37 PWM2B PWMLB	J2.17 P122
J1.05 P67 HallB	J3.25 ADCINB3 Vc	J4.36 PWM3A PWMHC	J2.16 RESET
J1.06 P111 HallC	J3.26 ADCINA3 Vdc	J4.35 PWM3B PWMLC	J2.15 P58 MOSI
J1.07 P60 SCLK	J3.27 ADCINC2 Ia	J4.34 P24	J2.14 P59 MISO
J1.08 P22	J3.28 ADCINB2 Ib	J4.33 P16	J2.13 P124 ENGATE
J1.09 P105 SCL OLED	J3.29 ADCINA2 Ic	J4.32 DAC1 BNC1	J2.12 P125 WAKE
J1.10 P104 SDA OLED	J3.30 ADCINA0	J4.31 DAC2 BNC2	J2.11 P29

```
void ConfigureADC(void)
{
    EALLOW;
    //write configurations
    AdcaRegs.ADCCTL2.bit.PRESCALE = 6; //set ADCCLK divider to /4
    AdcbRegs.ADCCTL2.bit.PRESCALE = 6; //set ADCCLK divider to /4
    AdccRegs.ADCCTL2.bit.PRESCALE = 6; //set ADCCLK divider to /4

    AdcSetMode(ADC_ADCA, ADC_RESOLUTION_12BIT, ADC_SIGNALMODE_SINGLE);
    AdcSetMode(ADC_ADCB, ADC_RESOLUTION_12BIT, ADC_SIGNALMODE_SINGLE);
    AdcSetMode(ADC_ADCC, ADC_RESOLUTION_12BIT, ADC_SIGNALMODE_SINGLE);
    //Set pulse positions to late
    AdcaRegs.ADCCTL1.bit.INTPULSEPOS = 1;
    AdcbRegs.ADCCTL1.bit.INTPULSEPOS = 1;
    AdccRegs.ADCCTL1.bit.INTPULSEPOS = 1;
    //power up the ADC
    AdcaRegs.ADCCTL1.bit.ADCPWDNZ = 1;
    AdcbRegs.ADCCTL1.bit.ADCPWDNZ = 1;
    AdccRegs.ADCCTL1.bit.ADCPWDNZ = 1;
    //delay for 1ms to allow ADC time to power up
    DELAY_US(1000);
    EDIS;
}
```

Analog to Digital Converter (ADC)

Usage : Comment l'utilise t on ?

```
ConfigureADC();  
InitMyADC();
```

- Initialiser l'ADC
- Configurer l'ADC : Utilisateur
- Configuration pour l'onduleur triphasé

J1.01 +3.3V	J3.21 +5V	J4.40 PWM1A PWMHA	J2.20 GND
J1.02 P32 Info	J3.20 GND	J4.39 PWM1B PWMLA	J2.19 P61
J1.03 P19 FAULT (in)	J3.23 ADCIN14 Va	J4.38 PWM2A PWMHB	J2.18 P123 SCS
J1.04 P18 HallA	J3.24 ADCINC3 Vb	J4.37 PWM2B PWMLB	J2.17 P122
J1.05 P67 HallB	J3.25 ADCINB3 Vc	J4.36 PWM3A PWMHC	J2.16 RESET
J1.06 P111 HallC	J3.26 ADCINA3 Vdc	J4.35 PWM3B PWMLC	J2.15 P58 MOSI
J1.07 P60 SCLK	J3.27 ADCINC2 Ia	J4.34 P24	J2.14 P59 MISO
J1.08 P22	J3.28 ADCINB2 Ib	J4.33 P16	J2.13 P124 ENG
J1.09 P105 SCL_OLED	J3.29 ADCINA2 Ic	J4.32 DAC1 BNC1	J2.12 P125 WAK
J1.10 P104 SDA_OLED	J3.30 ADCINA0	J4.31 DAC2 BNC2	J2.11 P29

```
AdcaRegs.ADCINTSEL1N2.bit.INT1SEL = 2; //end of SOC2 will set INT1 flag  
AdcaRegs.ADCINTSEL1N2.bit.INT1E = 1; //enable INT1 flag  
AdcaRegs.ADCINTFLGCLR.bit.ADCINT1 = 1; //make sure INT1 flag is cleared  
// ePWM1 SOC à chaque Periode  
EPwm1Regs.ETSEL.bit.SOCAEN = 1; // Enable SOC on A group  
EPwm1Regs.ETSEL.bit.SOCASEL = ET_CTR_ZERO; // SOC on time-base counter equal to zero (TBCTR = zero)  
EPwm1Regs.ETPS.bit.SOCAPRD = ET_1ST; // Generate pulse on 1st event  
EDIS;
```

```
void InitMyADC()  
{  
    Uint16 acqps = 30; //75ns for ADC_RESOLUTION_12BIT  
    // Determine minimum acquisition window (in SYSCLKS) based on resolution  
    //Select the channels to convert and end of conversion flag  
    EALLOW;  
    // ADCINC2 Ia  
    AdccRegs.ADCSOC0CTL.bit.CHSEL = 2; //SOC0 will convert pin C2  
    AdccRegs.ADCSOC0CTL.bit.ACQPS = acqps; //sample window is 100 SYSCLK cycles  
    AdccRegs.ADCSOC0CTL.bit.TRIGSEL = 5; //trigger on ePWM1 SOCA/C  
    // ADCINB2 Ib  
    AdcbRegs.ADCSOC0CTL.bit.CHSEL = 2; //SOC0 will convert pin B2  
    AdcbRegs.ADCSOC0CTL.bit.ACQPS = acqps; //sample window is 100 SYSCLK cycles  
    AdcbRegs.ADCSOC0CTL.bit.TRIGSEL = 5; //trigger on ePWM1 SOCA/C  
    // ADCINA2 Ic  
    AdcaRegs.ADCSOC0CTL.bit.CHSEL = 2; //SOC0 will convert pin A2  
    AdcaRegs.ADCSOC0CTL.bit.ACQPS = acqps; //sample window is 100 SYSCLK cycles  
    AdcaRegs.ADCSOC0CTL.bit.TRIGSEL = 5; //trigger on ePWM1 SOCA/C  
    // ADCIN14 Va  
    AdcaRegs.ADCSOC1CTL.bit.CHSEL = 14; //SOC1 will convert pin A14  
    AdcaRegs.ADCSOC1CTL.bit.ACQPS = acqps; //sample window is 100 SYSCLK cycles  
    AdcaRegs.ADCSOC1CTL.bit.TRIGSEL = 5; //trigger on ePWM1 SOCA/C  
    // ADCINC3 Vb  
    AdccRegs.ADCSOC1CTL.bit.CHSEL = 3; //SOC1 will convert pin C3  
    AdccRegs.ADCSOC1CTL.bit.ACQPS = acqps; //sample window is 100 SYSCLK cycles  
    AdccRegs.ADCSOC1CTL.bit.TRIGSEL = 5; //trigger on ePWM1 SOCA/C  
    // ADCINB3 Vc  
    AdcbRegs.ADCSOC1CTL.bit.CHSEL = 3; //SOC1 will convert pin B3  
    AdcbRegs.ADCSOC1CTL.bit.ACQPS = acqps; //sample window is 100 SYSCLK cycles  
    AdcbRegs.ADCSOC1CTL.bit.TRIGSEL = 5; //trigger on ePWM1 SOCA/C  
    // ADCINA3 Vdc  
    AdcaRegs.ADCSOC2CTL.bit.CHSEL = 3; //SOC2 will convert pin A3  
    AdcaRegs.ADCSOC2CTL.bit.ACQPS = acqps; //sample window is 100 SYSCLK cycles  
    AdcaRegs.ADCSOC2CTL.bit.TRIGSEL = 5; //trigger on ePWM1 SOCA/C
```

Analog to Digital Converter (ADC)

Usage : Comment l'utilise t on ?

```
ConfigureADC();
InitMyADC();
```

- Initialiser l'ADC
- Configurer l'ADC : Utilisateur
- Configuration pour la carte du TP

J1.01 +3.3V	J3.21 +5V	J4.40 PWM1A PWMHA	J2.20 GND
J1.02 P32 input	J3.20 GND	J4.39 PWM1B PWMLA	J2.19 P61
J1.03 P19 BP1	J3.23 ADCIN14	J4.38 PWM2A PWMHB	J2.18 P123 SCS
J1.04 P18 BP2	J3.24 ADCINC3	J4.37 PWM2B PWMLB	J2.17 P122
J1.05 P67 LED1	J3.25 ADCINB3 Iref	J4.36 PWM3A PWMHC	J2.16 RESET
J1.06 P111 input	J3.26 ADCINA3 Ims	J4.35 PWM3B PWMLC	J2.15 P58 MOSI
J1.07 P60 SCLK	J3.27 ADCINC2	J4.34 P24	J2.14 P59 MISO
J1.08 P22 OUT267	J3.28 ADCINB2	J4.33 P16	J2.13 P124 ENGATE
J1.09 P105 SCL OLED	J3.29 ADCINA2	J4.32 DAC1 BNC1	J2.12 P125 WAKE
J1.10 P104 SDA OLED	J3.30 ADCINA0	J4.31 DAC2 BNC2	J2.11 P29

```
void ConfigureADC()
{
    EALLOW;
    //write configurations
    AdcaRegs.ADCCTL2.bit.PRESCALE = 6; //set ADCCLK divider to /4
    AdcbRegs.ADCCTL2.bit.PRESCALE = 6; //set ADCCLK divider to /4

    AdcSetMode(ADC_ADCA, ADC_RESOLUTION_12BIT, ADC_SIGNALMODE_SINGLE);
    AdcSetMode(ADC_ADCB, ADC_RESOLUTION_12BIT, ADC_SIGNALMODE_SINGLE);
    //Set pulse positions to late
    AdcaRegs.ADCCTL1.bit.INTPULSEPOS = 1;
    AdcbRegs.ADCCTL1.bit.INTPULSEPOS = 1;
    //power up the ADC
    AdcaRegs.ADCCTL1.bit.ADCPWDNZ = 1;
    AdcbRegs.ADCCTL1.bit.ADCPWDNZ = 1;
    //delay for 1ms to allow ADC time to power up
    DELAY_US(1000);
    EDIS;
}
```

Analog to Digital Converter (ADC)

Usage : Comment l'utilise t on ?

```
ConfigureADC();
InitMyADC();
```

- Initialiser l'ADC
- Configurer l'ADC : Utilisateur
- Configuration pour la carte du TP

J1.01 +3.3V	J3.21 +5V	J4.40 PWM1A PWMHA	J2.20 GND
J1.02 P32 input	J3.20 GND	J4.39 PWM1B PWMLA	J2.19 P61
J1.03 P19 BP1	J3.23 ADCIN14	J4.38 PWM2A PWMHB	J2.18 P123 SCS
J1.04 P18 BP2	J3.24 ADCINC3	J4.37 PWM2B PWMLB	J2.17 P122
J1.05 P67 LED1	J3.25 ADCINB3 Iref	J4.36 PWM3A PWMHC	J2.16 RESET
J1.06 P111 input	J3.26 ADCINA3 Imes	J4.35 PWM3B PWMLC	J2.15 P58 MOSI
J1.07 P60 SCLK	J3.27 ADCINC2	J4.34 P24	J2.14 P59 MISO
J1.08 P22 OUT267	J3.28 ADCINB2	J4.33 P16	J2.13 P124 ENGATE
J1.09 P105 SCL_OLED	J3.29 ADCINA2	J4.32 DAC1 BNC1	J2.12 P125 WAKE
J1.10 P104 SDA_OLED	J3.30 ADCINA0	J4.31 DAC2 BNC2	J2.11 P29

```
void InitMyADC()
{
    Uint16 acqps;
    // Determine minimum acquisition window (in SYSCLKS) based on resolution
    acqps = 30; //75ns for ADC_RESOLUTION_12BIT
    //Select the channels to convert and end of conversion flag
    EALLOW;
    // ADCINA3 Imes
    AdcaRegs.ADCSOC0CTL.bit.CHSEL = 3; //SOC0 will convert pin A3
    AdcaRegs.ADCSOC0CTL.bit.ACQPS = acqps; //sample window is 100 SYSCLK cycles
    AdcaRegs.ADCSOC0CTL.bit.TRIGSEL = 5; //trigger on ePWM1 SOCA/C
    // ADCINB3 Iref
    AdcbRegs.ADCSOC0CTL.bit.CHSEL = 3; //SOC0 will convert pin B3
    AdcbRegs.ADCSOC0CTL.bit.ACQPS = acqps; //sample window is 100 SYSCLK cycles
    AdcbRegs.ADCSOC0CTL.bit.TRIGSEL = 5; //trigger on ePWM1 SOCA/C

    AdcaRegs.ADCINTSEL1N2.bit.INT1SEL = 0; //end of SOC0 will set INT1 flag
    AdcaRegs.ADCINTSEL1N2.bit.INT1E = 1; //enable INT1 flag
    AdcaRegs.ADCINTFLGCLR.bit.ADCINT1 = 1; //make sure INT1 flag is cleared

    // ePWM1 SOC à chaque Periode
    EPwm1Regs.ETSEL.bit.SOCAEN = 1; // Enable SOC on A group
    // SOC on time-base counter equal to zero (TBCTR = zero)
    EPwm1Regs.ETSEL.bit.SOCASEL = ET_CTR_ZERO;
    EPwm1Regs.ETPS.bit.SOCAPRD = ET_1ST; // Generate pulse on 1st event
    EDIS;
}
```

Analog to Digital Converter (ADC)

Usage : Comment l'utilise t on ?

- ISR de fin de conversion (EOC) de ADCINT1
- GPIO32 indique les début/fin de l'ISR
- Lecture des résultats de conversion
- Acknowledge interruption / clear Flag

```

interrupt void adca1_isr(void)
{
    GpioDataRegs.GPBSET.bit.GPIO32 = 1;    // Set
    ADC_Ia = AdccResultRegs.ADCRESULT0;
    ADC_Ib = AdcbResultRegs.ADCRESULT0;
    ADC_Ic = AdcaResultRegs.ADCRESULT0;

    ADC_Va = AdcaResultRegs.ADCRESULT1;
    ADC_Vb = AdccResultRegs.ADCRESULT1;
    ADC_Vc = AdcbResultRegs.ADCRESULT1;
    ADC_Vdc = AdcaResultRegs.ADCRESULT2;

    Ia = (ADC_Ia-ADC_IaOffset)*Igain;
    Ib = (ADC_Ib-ADC_IbOffset)*Igain;
    Ic = (ADC_Ic-ADC_IcOffset)*Igain;
    Vdc = (ADC_Vdc-ADC_VdcOffset)*Vgain;

    AdcaRegs.ADCINTFLGCLR.bit.ADCINT1 = 1; //clear INT1 flag
    ...
    // Check if overflow has occurred
    if(1 == AdcaRegs.ADCINTOVF.bit.ADCINT1)
    {
        AdcaRegs.ADCINTOVFCLR.bit.ADCINT1 = 1; //clear INT1 overflow flag
        AdcaRegs.ADCINTFLGCLR.bit.ADCINT1 = 1; //clear INT1 flag
    }

    PieCtrlRegs.PIEACK.all = PIEACK_GROUP1;
    GpioDataRegs.GPBCLEAR.bit.GPIO32 = 1;    // Clear
}

```

Target : Les applications possibles

- Contrôle des Convertisseurs Statiques (PWM, ADC, ISR, GPIO)
- Commande de moteurs triphasés
- Commande de drones, véhicules
- Commande des systèmes de contrôle (HVAC,...)





UNIVERSITÉ
DE LORRAINE

LORRAINE
INP
Ensem

Groupe de Recherche en
Energie Electrique de Nancy
Green

Merci pour votre attention



Discussions




Peripherals

- Digital Input / Output Lines (**I/O**), pull-up, Change Notification (CN), wake
- Analogue to Digital Converter (**ADC**), SOC sources, Interrupt.
- Digital to Analogue Converter (DAC)
- **Timer** / Counter units, prescaler, cascadables, WatchDog
- Pulse Width Modulation (**PWM**), trigger ADC SOC
- Digital Capture Input Lines
- ~~○ Real Time Clock and Calendar (RTCC)~~
- **Communication Interface Units**
 - Serial Communication Interface (**SCI**) - **UART**
 - Serial Peripheral Interface (**SPI**)
 - Inter Integrated Circuit (**I2C**) – Bus
 - Controller Area Network (**CAN**)

Microcontrôleurs et périphériques

Inter Integrated Circuit (I2C)



- Inter Integrated Circuits
- Synchronous Tx and Rx communication
- I2C bus: SCL (Clock) and SDA (Data)
- We do not bother with the communication protocol, headers, start, stop
- Each slave device has a specific address.
- For example:
 - The **Oled Screen** provided have default I2C address 0x78
 - The default I2C address for the **sensor BMP280** is 0x77 and the alternative I2C address is 0x76



Microcontrôleurs et périphériques

Universal Asynchronous Receiver Transmitter (UART)


- Serial communication
- Most standard communication protocol
- Exists at another voltage level (RS232) through transceivers
- Speed in bits per seconds (BAUDS). Common values are: 9600, 19200 and 115200
- The UART is not a fast transmission interface compared to SPI or I2C
- In Arduino, the syntax to use the Serial interface over the USB, to communicate with the PC is:
`Serial.begin(115200);`
- We can then use the other function to send or read data and text over the serial interface
- To write a text: `Serial.print("Hello World");`



Microcontrôleurs et périphériques

Serial Peripheral Interface (SPI)


- Synchronous serial communication interface
- For short distances and high speed (Mbps)
- Generally it needs 4 lines between the master and the slave
- The master imposes the clock and initiate the communication
 - SCLK: Serial Clock (output from master)
 - MOSI: Master Out Slave In (data output from master)
 - MISO: Master In Slave Out (data output from slave)
 - SS: Slave Select (often active low, output from master)
- More complex than I2C and UART (clock polarity and phase, Daisy-chained,...) but the fastest interface
- In Arduino, the syntax to use the SPI, to communicate with an external sensor is often hidden in the library of the sensor



Microcontrôleurs et périphériques

Serial Peripheral Interface (SPI)

- In Arduino, the syntax to use the SPI, to communicate with an external sensor is often hidden in the library of the sensor
- In this explicit example, we send **0x00** on the **MOSI** then an 8 bits between 0 and 128
- This number sets the output resistance at pin 6 of the MCP4131. A smaller number sets a lower resistance, and a larger number sets a higher resistance.



MCP4131
Digital
potentiometer

```
#include <SPI.h>

void setup() {
  pinMode(10, OUTPUT); // set the SS pin as an output
  SPI.begin();         // initialize the SPI library
  Serial.begin(115200);
}

void loop() {
  digitalWrite(10, LOW); // set the SS pin to LOW
  for(byte wiper_value = 0; wiper_value <= 128; wiper_value++) {
    SPI.transfer(0x00); // send a write command to the MCP4131 to write at registry address 0x00
    SPI.transfer(wiper_value); // send a new wiper value
    Serial.println(analogRead(A0)); // read the value from analog pin A0 and send it to serial
    delay(1000);
  }
  digitalWrite(10, HIGH); // set the SS pin HIGH
}
```

Rotational speed and position sensors

Use



- Motors, rotor shafts, wind speed and direction

Relative position

- Incremental encoder

Absolute position

- Absolute encoder
- Resolver



Magnetic induction sensors


Magnetic induction sensors

- Hall effect technology
- Bipolar SS40A
- **Linear** SS49E
- Datasheets
 - 1 Tesla = 104 Gauss
 - 1000 Gauss = 0.1 T

Use

- Proximity sensors
- Intrusion detection
- BLDC motor control
- Levitation


<https://www.youtube.com/watch?v=7vXB22RIkyA>
http://www.embesystems.com/dspic_levitation.php



Current, Voltage and Power sensors

Recent current sensors

- Hall effect technology
- Galvanic isolation
- Measures in:
 - Continuous
 - Alternate
 - Instantaneously
- I to V
- Filtering
- Connect to the ADC pin of the uC



4 €


ACS

758 <http://www.aliexpress.com/item/32952771108.html>



5Pcs

ACS 712



Current, Voltage and Power sensors

Voltage sensors

- Hall effect technology
- Galvanic isolation
- Measures in:
 - Continuous
 - Alternate
 - Instantaneously
- Needs external power resistances
- V to V
- Filtering
- Connect to the ADC pin of the uC
- Recent: ACPL-C87AT

Board integration

- Measure Voltages and currents
- Store and send data over Internet

