



**HAL**  
open science

## **Back Barrier Integration for > 4kV Blocking in GaN HEMTs on Sapphire without Field Plates**

Adrien Bidaud, Lyes Ben-Hammou, Etienne Okada, Katir Ziouche, F Medjdoub

### ► **To cite this version:**

Adrien Bidaud, Lyes Ben-Hammou, Etienne Okada, Katir Ziouche, F Medjdoub. Back Barrier Integration for > 4kV Blocking in GaN HEMTs on Sapphire without Field Plates. SYMPOSIUM DE GENIE ELECTRIQUE (SGE 2025), Jul 2025, Toulouse, France. <hal-05346045>

**HAL Id: hal-05346045**

**<https://hal.science/hal-05346045v1>**

Submitted on 4 Nov 2025

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.



Distributed under a Creative Commons CC BY 4.0 - Attribution - International License

# Back Barrier Integration for >4kV Blocking in GaN HEMTs on Sapphire without Field Plates

Adrien BIDAUD, Lyes BEN HAMMOU, Etienne OKADA, Katir ZIOUCHE, and Farid MEDJDOUB  
CNRS, Institut d'Electronique, de Microélectronique et de Nanotechnologies, Lille, France

**ABSTRACT** - This work presents a significant advancement in optimizing the trade-off between on-resistance and breakdown voltage in GaN high electron mobility transistors (HEMTs) grown on sapphire substrates. By integrating an AlGaN back barrier and employing high carbon doping in the buffer layer, we achieve blocking voltages exceeding 4 kV while maintaining low on-resistance—without the use of gate dielectrics or field plates. In addition to improved electrical performance, transient measurements reveal a reduction in trapping effects thanks to the back barrier, which enhances carrier confinement and mitigates long recovery time traps. These findings highlight the potential of GaN-on-sapphire as a cost-effective and scalable platform for high-voltage power applications.

**Key-words** — Power HEMT, Back barrier, GaN on sapphire, high voltage

## 1. INTRODUCTION

Cost-effective GaN-on-Silicon HEMTs have emerged as a promising technology for low- to medium-voltage applications (up to 1200 V), particularly with the advent of vertical configurations that offer avalanche breakdown capability [1], [2]. However, GaN-on-Silicon faces limitations for higher voltage applications (typically beyond 1200 V) due to challenges in growing thick epilayers exceeding 10  $\mu\text{m}$ , which are necessary for such operations.

GaN HEMTs grown on sapphire substrates have gained attention as an alternative platform for high-voltage applications due to the excellent insulating properties and thermal stability of sapphire, enabling vertical scalability and reduced substrate leakage [3].

Specifically, the combination of a highly carbon-doped buffer and an AlGaN back barrier provides enhanced electric field management and 2DEG confinement, resulting in blocking voltages exceeding 4 kV without the use of gate dielectrics or field plates. Furthermore, transient characterization highlights the role of the AlGaN back barrier in mitigating trapping effects commonly observed in GaN-based devices. Drain current transient (DCT) measurements reveal a reduction in slow-recovering traps, particularly in structures incorporating the back barrier, which effectively shields the active region from buffer-induced trapping.

## 2. DEVICE DESIGN

In our study, we used four different epitaxial structures (depicted in Figure 1). All were grown by MOCVD on 4 inches diameter sapphire. Two of these structures featured a 500 nm carbon-doped GaN buffer with a doping concentration of  $1 \times 10^{19} \text{ cm}^{-3}$  while the other two utilized a bilayer buffer comprising a lower layer of iron-doped GaN (doped at  $1 \times 10^{18} \text{ cm}^{-3}$ ) and an upper layer of carbon doped ( $6 \times 10^{18} \text{ cm}^{-3}$ ). Each pair of epitaxial structures included one configuration with a 350 nm unintentionally doped GaN channel without back barrier and another with a 150 nm unintentionally doped GaN channel incorporating a 100 nm AlGaN back barrier containing 6% of aluminum.




FIG. 1. Schematics cross section of the fabricated heterostructures

All the wafers were diced into quarters and only one quarter of each was processed. HEMTs with gate-to-drain distances (GD) ranging from 2 to 40  $\mu\text{m}$  were fabricated on all structures. Device isolation was achieved through mesa etching to define the active regions, and no passivation layers, gate dielectrics, or field plates were used to simplify processing and isolate intrinsic material effects. Hall effect measurements showed that the AlGaN-containing structures exhibited comparable 2DEG properties, with a carrier concentration of  $1 \times 10^{13} \text{ cm}^{-2}$ , an electron mobility of 1900  $\text{cm}^2/\text{V}\cdot\text{s}$  and a sheet resistance of 340  $\Omega/\text{sq}$ . These baseline transport properties confirm uniform 2DEG formation across samples and provide a consistent reference for interpreting breakdown voltage and trapping variations linked to buffer and barrier design.

## 3. RESULTS AND DISCUSSION

All breakdown measurements were done using a Keysight B1505A Power Device Analyzer with a B1513C High Voltage Source Monitor Unit for measurement up to 3 kV, enhanced by a N1268A Ultra High Voltage Expander for the measurement up to 10 kV.

### 3.1. Buffer breakdown measurements

To evaluate the breakdown performance of the buffer, isolated ohmic contacts were fabricated with spacings ranging from 5  $\mu\text{m}$  to 96  $\mu\text{m}$ . A mesa depth of 500 nm was used for the electrical isolation between the contacts.

Figure 2 presents the average breakdown voltage values for each buffer configuration. Interestingly, the high-carbon-doped buffer exhibited significantly improved voltage handling capability, even with reduced thickness. This suggests that the carbon doping level has a more dominant effect on breakdown strength than buffer thickness, likely due to enhanced compensation of

deep traps and suppression of leakage paths.




FIG. 2. Typical buffer breakdown voltages for each contact distance

### 3.2. HEMT breakdown and on-state characteristics

The blocking voltage of the fabricated transistors—across gate-to-drain (GD) distances from 10 to 40  $\mu\text{m}$ —was measured using the same high-voltage setup. The gate voltage was fixed 4 V below the threshold voltage to ensure robust pinch-off during breakdown characterization.




FIG. 3. Typical  $R_{ON}$  values as a function of the breakdown voltage for all GD

Figure 3 shows the ON-resistance ( $R_{ON}$ ) values as a function of breakdown voltage, while Figure 4 presents the breakdown behavior for transistors with  $\text{GD} = 40 \mu\text{m}$ .




FIG. 4. Breakdown voltage measurements for HEMTS with  $\text{GD}=40\mu\text{m}$

As expected from the buffer breakdown analysis, devices with highly carbon-doped buffers consistently show higher breakdown voltages. Lower carbon doping results in elevated off-state leakage currents and premature breakdown, consistent with reduced charge compensation in the buffer.

The inclusion of the AlGaN back barrier further enhances breakdown voltage while suppressing leakage, attributable to its role in improving 2DEG confinement and distributing the electric field more evenly under high bias, as previously observed in RF devices [4]. This enhanced confinement plays a pivotal role in achieving higher blocking voltages. It is important to note that a low  $R_{ON}$  is observed for all structures owing to the favorable 2DEG properties (see Figure 3).




FIG. 5. Benchmark  $R_{ON}$  vs breakdown voltage for HEMT on sapphire

As shown in Figure 5, our HEMT devices on sapphire substrate exhibit  $R_{ON}$  and breakdown voltage performance favorably comparable to state-of-the-art benchmarks, showcasing their potential in high-voltage applications.

### 3.3. Drain current transient (DCT) measurement

Drain Current Transient (DCT) were conducted to identify traps inherent in the devices. In this measurement, a double pulse voltage sequence is applied to the transistor, consisting of a trapping phase (filling phase) and a detrapping phase (recovery phase). In the filling phase, the bias is set to induce trapping mechanisms. This typically involves configuring the gate and the drain bias ( $V_{GS,Fill}$ ,  $V_{DS,Fill}$ ) to create conditions favorable for charge trapping.




FIG. 6. DCT measurement for drain filling bias of 0 V

Subsequently, the bias is switched to  $(V_{GS,Rec}, V_{DS,Rec})$  to favor charge detrapping processes. This transition marks the beginning of the recovery phase. During this phase, the transient of the drain current is recorded immediately following the bias switch until returning to its steady-state value. Figure 6 and 7 presents the drain current transients following a 1s filling phase under drain lag conditions at  $V_{GS,Fill} = -6$  V and where the drain filling bias is 0 V for Figure 6 and 30 V for Figure 7, at room temperature.




FIG. 7. DCT measurement for drain filling bias of 30 V

We can observe a trap with a long recovery time (1 to 10 s) detected on structure B but not on structure A although the buffer is closer to the biased contacts, thanks to the presence of the back barrier.

### 3.4. TCAD simulations

To explore design optimizations, TCAD simulations were carried out using Silvaco on a calibrated structure based on Structure A (Figure 8). These simulations investigated the impact of varying aluminum content in the back barrier from 6% to 20%.




FIG. 8. Transfert curve comparison for a HEMT and the equivalent simulated structure

Simulations were based on a 40  $\mu\text{m}$  gate-to-drain device, with incremental aluminum content to study its effect on electric field distribution and breakdown voltage. Breakdown voltage increased with Al content up to 15%, beyond which no significant improvement was observed—suggesting saturation of polarization effects.




FIG. 9. Breakdown voltages curves obtained for various Al content in the back barrier

Additionally, replacing the sapphire substrate with AlN was simulated, given its higher dielectric strength despite its narrower bandgap. We conducted simulations using a 6% Al composition in the back barrier to evaluate its impact on breakdown. Despite AlN's smaller bandgap (6.2 eV vs. sapphire's 10 eV), its higher dielectric strength (12–15 MV/cm compared to 0.5 MV/cm for  $\text{Al}_2\text{O}_3$ ) resulted in a higher breakdown voltage. However, this also led to increased leakage currents, as shown in Figure 10.




FIG. 10. Breakdown voltage curves for a simulated structure on sapphire and on AlN




FIG. 11. Breakdown voltage curves for various carbon concentration in the buffer

Finally, simulations were performed with varying carbon concentrations in the buffer. Figure 11 shows that increasing the carbon concentration results in higher breakdown voltages and lower leakage currents. These findings are consistent with previous studies on HEMTs without a back barrier [5].

To further analyze the buffer's influence on the electric field distribution, breakdown simulations were extracted at 1000 V for structures with buffer carbon concentrations of  $1 \times 10^{17} \text{ cm}^{-3}$  and  $1 \times 10^{19} \text{ cm}^{-3}$ . The corresponding electric fields at this bias are illustrated in Figures 12 and 13, with close-up views below the gate - where the electric field peaks.




FIG. 12. Maximum electric field observed on the structure with a low carbon doped buffer




FIG. 13. Maximum electric field observed on the structure with a high carbon doped buffer

The structure with a lower carbon concentration exhibits a higher electric field, reaching maxima of 3.9 MV/cm in the AlGaIn barrier and 3.2 MV/cm in the GaN channel. In contrast, the second structure (higher carbon concentration) shows significantly lower peak fields of 1.95 MV/cm and 1.8 MV/cm, respectively. Additionally, the electric field remains very low in the buffer when its carbon concentration is high. This suppression of the electric field, particularly below the gate and within the buffer, likely contributes to the higher breakdown voltage and reduced leakage currents observed in Figure 11.

#### 4. CONCLUSIONS

This work demonstrates the successful optimization of GaN HEMTs on sapphire substrates, achieving an exceptional balance between on-resistance and breakdown voltage through strategic design choices. The integration of a highly carbon-doped buffer layer ( $1 \times 10^{19} \text{ cm}^{-3}$ ) proved critical, enabling breakdown voltages exceeding 4 kV while minimizing leakage currents. Simulations and experimental measurements revealed that the carbon-doped buffer effectively suppresses electric field penetration, reducing peak fields from 3.9 MV/cm to 1.95

MV/cm in the active regions, thereby enhancing device robustness.

The addition of an AlGaIn back barrier (6% Al) further improved performance by confining the 2DEG under high electric fields, leading to higher breakdown voltages and reduced leakage. Simulation studies indicated that increasing the aluminum content in the back barrier up to 15% provides incremental gains, with diminishing returns beyond this point. Exploratory simulations replacing sapphire with AlN substrates highlighted the potential for even higher breakdown voltages due to AlN's superior dielectric strength, though this came at the expense of increased leakage currents.

Drain current transient measurements provided insights into charge trapping dynamics, revealing that structures with a back barrier exhibited fewer long-recovery traps, further validating its role in device stability. The fabricated HEMTs achieved state-of-the-art performance metrics, positioning GaN-on-sapphire as a viable and cost-effective solution for high-voltage applications without relying on gate dielectrics or field plates.

Looking ahead, future research should focus on optimizing AlN-based designs to mitigate leakage, as well as investigating dynamic performance under switching conditions. These advancements could unlock new opportunities for GaN HEMTs in demanding applications such as power grids and electric vehicles. The results presented here underscore the potential of GaN-on-sapphire technology as a competitive platform for next-generation power electronics.

#### 5. REMERCIEMENTS

This work is supported by the PEPR Electronics (project VerTiGo ANR-22-PEEL-0004) and the French Renatech network

#### 6. RÉFÉRENCES

- [1] Y. Hamdaoui et al., « 1200-V Fully Vertical GaN-on-Silicon p-i-n Diodes With Avalanche Capability and High On-State Current Above 10 A », IEEE Trans. Electron Devices, vol. 72, no 1, p. 338-343, janv. 2025, doi : 10.1109/TED.2024.3496440
- [2] Y. Hamdaoui, et al., « Demonstration of avalanche capability in 800 V vertical GaN-on-silicon diodes », Appl. Phys. Express, vol. 17, no 1, p.016503, déc. 2023, doi :10.35848/1882-0786/ad106c
- [3] X. Li et al., « Demonstration of >8-kV GaN HEMTs With CMOS- Compatible Manufacturing on 6-in Sapphire Substrates for Medium-Voltage Applications », IEEE Trans. Electron Devices, vol. 71, no 6, p.3989-3993, juin 2024, doi : 10.1109/TED.2024.3392175
- [4] A. Shanbhag, F. Grandpierron, K. Harrouche, et F. Medjdoub, « Physical insight of thin AlGaIn back barrier for millimeter-wave high voltage AlN/GaN on SiC HEMTs », Appl. Phys. Lett., vol. 123, no 14, p. 142102, oct. 2023, doi : 10.1063/5.0168918
- [5] A. Shanbhag, S. M P. F. Medjdoub, A. Chakravorty, N. DasGupta, et A. DasGupta, « Optimized Buffer Stack with Carbon-Doping for Performance Improvement of GaN HEMTs », in 2021 IEEE BiCMOS and Compound Semiconductor Integrated Circuits and Technology Symposium (BCICTS), Monterey, CA, USA : IEEE, déc. 2021, p. 1-4. doi : 10.1109/BCICTS50416.2021.9682203.