

Inductance extractions with low- and high-Tc technology SFQ circuits in absence of superconducting ground plane

C.J. Fourie, R. Collot, Pascal Febvre, N. Bergeal, J. Lesueur, J. Kunert, H.-G.

Meyer

► To cite this version:

C.J. Fourie, R. Collot, Pascal Febvre, N. Bergeal, J. Lesueur, et al.. Inductance extractions with lowand high-Tc technology SFQ circuits in absence of superconducting ground plane. Applied Superconductivity Conference (ASC2012), Oct 2012, Portland (Oregon), United States. hal-04912859

HAL Id: hal-04912859 https://hal.science/hal-04912859v1

Submitted on 26 Jan 2025

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

Inductance extractions for low- and high-Tc technology SFQ circuits in absence of superconducting ground plane C. J. Fourie¹, R. Collot², P. Febvre², N. Bergeal³, J. Lesueur³, J. Kunert⁴ and H.-G. Meyer⁴

1) Department of Electrical and Electronic Engineering, Stellenbosch University, South Africa 2) Laboratoire Hyperfréquences et Caractérisation – UMR 5130 CNRS, University of Savoie, France 3) Laboratoire de Physique et d'Étude des Matériaux - UMR 8213 ESPCI-UPMC-CNRS, Paris, France 4) Department of Quantum Detection, Institute of Photonic Technology, Jena, Germany

Introduction

For SFQ circuits without ground planes (such as most high- T_C circuits), inductance calculation is not trivial [1, 2].

Similar calculation complexities are introduced when the ground plane is partially removed in low- T_C circuits [3, 4].

With InductEx [5] verified for ground-plane-hole circuit design [4] in low- T_C circuits, we now apply it to high- T_C circuits.

Monolayer inductance

For a monolayer high- T_c process (70 nm YBCO with ion-irradiated junctions [8], we firstly establish the validity of a modeling technique through the comparison of calculations with SQUID modulation measurements.

Manufactured SQUIDs (Fig. 5) are modeled with a partial-element equivalent circuits (PEEC) technique [9] (no ground return path provided) as shown Fig. 6.

Modeling an RSFQ circuit

A monolayer RSFQ circuit (DC-SFQ converter and JTL shown here) is modeled according to technique verified on SQUIDs. (YBCO layer named M1 here.)



reduced to inductance and port netlist sche

We show that InductEx performs well for HTS monolayer SQUID structures (which can be measured), and develop a model to handle HTS monolayer RSFQ circuits.

Holes in ground plane

For low- T_c circuits, such as those in the FLUXONICS RSFQ process from IPHT [6] which has a ground plane layer, holes may be used to increase inductance (or coupling).

For a SQUID with loop inductor over a ground plane hole (Fig. 1), we use a 4-port model (Fig. 2) in InductEx (Fig. 3) to calculate the loop inductance [4].

Over a range of test structures (measured through SQUID modulation), InductEx calculations agrees with measurements with an RMSE < 2.2 % [4].

We compared 3D-MLSI [7] to InductEx by building a 2-port model of the same holed structures (Fig. 5). The results are very consistent, and we proceed to use InductEx and 3D-MLSI for monolayer structures with confidence (provided that similar modeling is used!)



Fig. 5: Monolayer SQUIDs (with ion-irradiated junctions). Fig. 6: One-port PEEC model of monolayer SQUID in InductEx.

Calculation results

3D-MLSI, InductEx and analytical calculation results for the monolayer SQUIDs are shown in Fig. 7 and Fig. 8. [8]. YBCO of thickness 70 nm and penetration depth 185 nm is used. Analytical calculations are based on the telegraphist's equation [10].



Fig. 7: Inductance calculation results and measured values against SQUID loop in ductor length for a monolayer process with line width = 10 μ m and gap to ground



Fig. 11: Layout model for extracting the inductances of interest of the monolayer RSFQ circuit.

InductEx results: $L_2 = 4.6 \text{ pH}$, $L_3 = 2.4 \text{ pH}$, $L_4 = 0.50 \text{ pH}, L_5 = 2.3 \text{ pH}, L_{67} = 3.8 \text{ pH},$ $L_8 = 1.5 \text{ pH}, L_9 = 2.3 \text{ pH}, L_{p(1,2,3,4)} \sim 2.6 \text{ pH}.$

Conclusion

We have verified numerical inductance extraction techniques for a monolayer RSFQ process with ion-irradiated junctions.

A multi-port inductance model was developed to handle RSFQ-type inductance netlists.

Calculations on first RSFQ circuits show that junction arm shape has significant effect on loop inductance (and should thus be designed carefully), and that junction arm inductance is high. Second-generation design will have to be optimized.





Modeling more layouts with more complex netlists

For more complex netlists, modeling with PEEC inductors is insufficient (we need to know the parasitic inductance of junction arms).

A multi-port model is first tested on a SQUID with known measurement results (Fig. 9), and gives consistent results when a port on the bias stub is connected to ground as shown (Voltage source 5).



Acknowledgment

The authors would like to thank O. Wetzstein at IPHT for LTS inductance measurements, M. Khapaev at Moscow State University for discussions about inductance modeling and 3D-MLSI and Y. Legall at INESS Strasbourg for the ion irradiation.

This work was supported in part by the Région Ile-de-France within the framework of C'Nano IdF, by the Délégation Générale de l'Armement (DGA) through a doctoral grant, by the PEPS-ST2I NANANA (Projet Exploratoire Pluridisciplinaire) of the French Centre National de la Recherche Scientifique (CNRS), and by the South African National Research Foundation, grant numbers 69006 and 78789.

References

[1] H. Toepfer, T. Ortlepp and H. F. Uhlmann, "Statistical modeling of inductances in high-Tc superconductor electronic structures," *Physica C.*, vol. 350, pp. 201-214, 2001. [2] H. Toepfer, T. Ortlepp, H. F. Uhlmann, D. Cassel and M. Siegel, "Design of HTS RSFQ circuits," Physica C., vol. 392-396, pp. 1420-1425, 2003.

[3] C. J. Fourie, O. Wetzstein, J. Kunert, H. Toepfer and H.-G. Meyer, "Experimentally verified inductance extraction and parameter study for superconductive integrated circuit wires crossing ground plane holes," Supercond. Sci. Technol., submitted for publication.

[4] C. J. Fourie, O. Wetzstein, J. Kunert and H.-G. Meyer, "SFQ circuits with ground plane