

# Hafnium Oxide-Based Ferroelectric Memories: Applications and Future Prospects

Sourav De<sup>\*1</sup>, Gautham Kumar<sup>1</sup>, Shubham Pande<sup>#3</sup>, Masud Rana Sk<sup>#3</sup>, Ankush Chattopadhyay<sup>#4</sup>, Yannick Raffel<sup>5</sup>, Bhaswar Chakrabarti<sup>3</sup>, and Tuo-hung Hou<sup>2</sup>

<sup>1</sup>College of Semiconductor Research, National Tsing-Hua University

<sup>2</sup>Institute of Electronics, National Yang-Ming Chiao Tung University

<sup>3</sup>Department of Electrical Engineering, Indian Institute of Technology, Madras, India

<sup>4</sup>St. Thomas College of Engineering and Technology, Kolkata, India

<sup>5</sup>Fraunhofer-Institut für Photonische Mikrosysteme IPMS - Center Nanoelectronic Technologies (CNT)

#: Authors with equal contributions

email: sourav.de@mx.nthu.edu.tw\*

## Abstract

This chapter provides a brief and concise overview of ferroelectric memories based on the hafnium-oxide. Ferroelectricity, discovered in Rochelle salt for the first time in 1920 by Joseph Valasek, has been with us for nearly a century but failed to get the attention other types of memories like charge-trapping flash, spin-based memory, or even resistive memories were getting. However, the discovery of better to say the *aha moment* of finding ferroelectricity in silicon hafnium oxide in 2007 entirely changed the paradigm. Hafnium oxide-based ferroelectric memories may be used as storage, synaptic, and high-density integration devices. This makes them a potential candidate for future memory technology, especially for reducing the performance metric between dynamic/static-random-access memory and external data storage. This article begins with an overview of the history and physics of ferroelectric materials before moving on to the many types of ferroelectric memory and their applications.

## 1 Introduction

Because of the striking resemblance in the hysteresis, ferroelectricity was named after Ferromagnetic, which was initially identified in 1921 in Rochelle salts. A ferroelectric material is a special group of non-linear dielectric that shows nonzero electrical polarization (two or more states of opposite polarities) even without applying an external electric field ( $\xi_{ext}$ ), known as spontaneous polarization ( $P_s$ ).  $\xi_{ext}$  enables switching between these polarization states. In equilibrium, the ferroelectric (FE) materials usually feature non-centrosymmetric structures or broken symmetry. As a result, there is no elimination of generic/basis vectors by crystal symmetry. In the case of FE materials, the equilibrium state's vector attribute polarization exhibits re-orientable  $P_s$ . The structural genesis of ferroelectricity is frequently associated with the Lorenz or polarization catastrophes [1–3]. A crystal experiences a polarization catastrophe when the displacive transition of its constituent components causes the polarization, or any of its Fourier components, to grow beyond bound. The dielectric constant ( $\epsilon$ ) and electronic polarizability are related by the Clausius-Mossotti relation, which may be expressed as [1]

$$\epsilon = \frac{1 + \frac{8\pi}{3} \sum N_i \alpha_i}{1 - \frac{4\pi}{3} \sum N_i \alpha_i} \quad (1)$$

The total polarizability of an ion of type “i”, electronic and ionic, is  $\alpha_i$ , and the number of ions per unit volume is  $N_i$ . In the presence of an electric field, the prerequisite for polarization catastrophe, permitting finite polarization, is

$$1 = \frac{4\pi}{3} \sum N_i \alpha_i \quad (2)$$

As Charles Kittel stated, “In a polarization catastrophe, the local electric field caused by the ionic displacement is larger than the elastic restoring force, thereby giving an asymmetrical shift in the positions of the

ions. Higher-order restoring forces will limit the change to a finite displacement. The occurrence of ferroelectricity (and antiferroelectricity) in many perovskite-structure crystals suggests that this structure is favorably disposed to a displacive transition. Local field calculations clearly explain the reason for the favored position of this structure.  $O^{2-}$  ions do not have cubic surroundings, and local field factors are unusually large” [1].

Therefore, what happens to an FE crystal when  $\xi_{ext}$  is applied? To understand this, we must understand the concept of “local electric field” ( $\xi_{loc}$ ) in a lattice or an atom. The  $\xi_{loc}$  of an atom in a crystal determines the dipole moment or the polarization of the atom, which is significantly different from the  $\xi_{ext}$ .  $\xi_{loc}$  is the total electric field on an atom comprising an externally applied electric field and the electric field generated through the dipole moment originating from the arrangement of the lattice. The crystal’s polarization can be expressed as the product of polarizability and local  $\xi_{loc}$ .

$$P = \sum N_j \alpha_j \xi_{loc}(j) \quad (3)$$

The Clausius-Mossotti related described in the equation:1 related  $\epsilon$  with polarizability.  $\epsilon$  is a parameter dependent on the crystal structure, whereas the polarizability is an atomic property. Now, what happens when the value of  $\alpha$  increases in equation 1? The polarization gets bigger, and so does the local  $\xi$ . The relationship between  $\xi_{loc}$  and the polarizability can be written as:

$$p_d = \alpha E_{loc} \quad (4)$$

$p_d$  is the dipole moment. Therefore, a bigger  $\xi_{loc}$  will even polarize the atoms more, raising the value of  $\alpha$  more. This feedback system causes the polarization to increase without the limit, whereas the crystal structure limits or locks the increases to a certain extent. As said by Feynmann “The ‘runaway’ condition occurs when  $N\alpha=3$ . The polarization does not become infinite, of course, because the proportionality between the induced moment and the electric field breaks down at high fields, so that our formulas are no longer correct. What happens is that the lattice gets ‘locked in’ with a high, self-generated, internal polarization” [2]. Considerable solid FE materials also exhibit a sizable ionic polarization, which is thought to be caused by positive ions with considerable lattice movement and electronic polarization. The ion travels a certain distance before jamming and stopping because the lattice cannot withstand large movements. However, this leaves a persistent dipole moment in the crystal cell, and thus, the FE property is engendered.

## 1.1 History of Ferroelectricity




Figure 1: A glimpse of major landmarks in the findings and development of ferroelectricity and ferroelectric materials

In La Rochelle, a little but significant city on France’s southwest coast, everything started with salt. Jehan Seignette succeeded his father in running a pharmacy. Then, his younger brother Elie inherited his father’s business, while his son Pierre, born in 1623, studied medicine at the University of Montpellier. Dr. Seignette advised his brother to either develop or find some mineral medications. Even while “mineralia” had been used in eastern nations to treat a variety of illnesses since 2000 B.C., at the time, pharmacy in Europe mainly included the extraction of plants and the distillation of essences [4].

After much effort, Elie created a salt in 1665 that he named “sel polychreste,” which is derived from a Greek word, which means a salt with several uses. The physical attributes of Rochelle salt started to spark curiosity almost two hundred years after its discovery, in the nineteenth century. Although Rochelle Salt was one of

the crystals in which David Brewster had first noticed the phenomena of pyroelectricity in 1824, the brothers Pierre and Paul-Jacques Curie's 1880 investigations may have been the first to be conducted methodically. In addition to adequately identifying Rochelle Salt and several other crystals as piezoelectric, this seminal study demonstrated the existence of the piezoelectric effect. Additionally, they discovered that Rochelle salt was significantly more active than all the other crystals they looked into, including quartz. However, they missed the intriguing dielectric properties of Rochelle salt [4–8].

Petrus Josephus Wilhelmus Debye, a Professor of Theoretical Physics at the University of Zurich, hypothesized that some molecules contain a permanent electric dipole moment, similar to the magnetic moment of paramagnetic material atoms. Debye arrived at an additional conclusion. He claims that the  $\epsilon$  reaches infinity at a crucial temperature. He thus suggested that this temperature be the equivalent of a ferromagnet's Curie temperature. Even without an electric field, a permanent dielectric polarization should be anticipated for temperatures below the curie temperature. To his knowledge, he said that no such occurrence had before been noted. Ferroelectricity's fundamental characteristic was predicted. Erwin Schrödinger went one step further in his "Habilitation-Schrift", which he submitted to the University of Vienna around the end of 1912, the same year that Debye released his "Vorläufige Mitteilung". He attempted to expand Debye's basic concept to solids and added more details. Schrödinger reasoned that all solids should turn "ferroelektrisch" at a low enough temperature if this could be accomplished. Schrödinger used the word ferroelectric or ferroelectricity as early as 1912 [9].

Joseph Valasek was another important figure in the early Rochelle Salt era. In April 1920, Joseph Valasek gave a paper presentation on "Piezoelectric and allied Phenomena in Rochelle salt" at the American Physical Society meeting in Washington [8]. He said "Electric Hysteresis in Rochelle Salt.— On the doublet theory of dielectric action, the dielectric displacement  $D$ , electric intensity  $E$ , and the polarization  $P$  are analogous to  $B$ ,  $H$ , and  $I$  in the case of magnetism. Rochelle salt shows an electric hysteresis in  $P$  analogous to the magnetic hysteresis in the case of iron. The loops obtained are displaced from the origin by an amount that measures the permanent polarization in the natural state. The moment per unit volume in the natural state is of the order of 50 e.s.u. /cm." [10].

The name Paul Scherrer comes into the scenario after Schrödinger and Valasek. He and his pupil Georg Busch perused the still-scarce literature. They stumbled onto a paper written by Gert Steulmann of the Dresden-based "Institut für allgemeine Elektrotechnik" of the "Technische Hochschule".  $K_3PO_4$ ,  $K_2HPO_4$ , and  $KH_2PO_4$  were among the potassium salts whose average value of  $\epsilon$  were determined by immersion. For the first two salts, rather typical values of 7.75 and 9.05 were noted; nevertheless, a value greater than 30 was discovered for  $KH_2PO_4$ . This was unexpected, given the orthorhombic symmetry of potassium-dihydrogen phosphate. This confirmed Busch's hypothesis that ferroelectricity may be caused by mobile hydrogen atoms rather than water molecules, which was his supervisor's theory. These theories were validated when Busch and Scherrer discovered early in March 1935 that  $KH_2PO_4$  was ferroelectric, with a critical temperature of around 123 K. [11]




Figure 2: (a). First published hysteresis curve of FE materials. (b). Crystal structures of  $BaTiO_3$ . (c,d). Spontaneous polarization and permittivity relationship to curie temperatures. Figures reproduced with permission from [8, 12]

The first artificial perovskite FE material, barium titanate, or  $BaTiO_3$ , was found in the US, Russia, and Japan between 1942 and 1944. [12]. Doping experiments of titanium oxide ( $TiO_2$ ) with barium-oxide ( $BaO$ ) resulted in ceramic materials with improved dielectric permittivities, which formed the basis for the first reports. Thurnmaurer and Deaderick of the American Lava Corporation began producing mixed oxides in 1947 when U.S. Patent No. 2,429,588 was filed. Measurements at the “Erie Resistor Company” found extraordinary permittivities, with the value of  $\epsilon \geq 1000$ —ten times higher than any other known ceramic, such as  $TiO_2$  ( $\epsilon_r=110$ ) [13]. The finding that ferroelectricity might exist in simple oxide materials without being connected with hydrogen bonding was a significant step forward, leading to the discovery of ferroelectricity in  $BaTiO_3$  ceramics. These materials’ most essential theoretical foundations may be explored owing to the simplicity of inquiry afforded by the structure of  $BaTiO_3$ , which drew multiple studies to conduct x-ray diffraction (XRD) examinations of the structural alterations occurring during phase transitions. In 1951, A.F. Devonshire developed a phenomenological model of ferroelectrics based on the structural, thermal, and electromechanical properties of  $BaTiO_3$  [14]. The most impactful and practical resource for understanding the physics of ferroelectrics remains the Landau-Devonshire-Ginzberg Theory.

$BaTiO_3$ , the first ferroelectric based on oxide, has been one of the most researched materials in the history of ferroelectricity before 2006. This finding of ferroelectricity in  $BaTiO_3$  ceramics was of utmost significance from both academic and production points of view. Helen D. Megaw (1945) in the United Kingdom gave the first comprehensive description of the crystal structure of  $BaTiO_3$  in the high-temperature ferroelectric phase, and Miyake and Ueda’s (1946) work shortly followed [15,16]. At regular room temperatures, the ferroelectric phase is tetragonal, with titanium and oxygen ions rearranging to create a spontaneous polarization. Subsequent research by Kay and Vousden (1949) revealed that  $BaTiO_3$  has a sequence of ferroelectric-ferroelectric transitions at  $5^{\circ}C$  and  $-90^{\circ}C$ , respectively, from orthorhombic to rhombohedral ( $R3m$ ) and tetragonal ( $P4mm$ ) to orthorhombic ( $Bmm2$ ) [17].

Given the widespread success of the straightforward  $BaTiO_3$ -based ceramic transducer in the early 1950s, it made sense to look into alternative ferroelectric perovskite compounds for possible applications. In Japan, Shirane and Takeda, Shirane et al., and Sawaguchi conducted some of the very early fundamental work on pure  $PbTiO_3$  and on the  $PbTiO_3 : PbZrO_3$  solid solution system, which established the applicable high Curie temperature of lead zirconate and the outline of the phase diagram for this system [18]. Egerton and Dillon later showed a morphotropic boundary in the  $NaNbO_3 : KNbO_3$  solid solution system at Bell Laboratories and piezoelectrics with compositions close to the  $K_{0.5}Na_{0.5} : NbO_3$  boundary were nevertheless hot-pressed for specific purposes by Bausch & Lomb [19].

Due to the wide range of uses ferroelectricity has from the nanoscale to the macroscopic scale, what was once a specialized area of study has expanded tremendously over the past century, with over 20,000 research articles published on the subject. The discovery of ferroelectricity in hafnium oxide in 2011 revolutionized the research and application related to it. Tim Böscke reported the presence of ferroelectricity in hafnium oxide [20]. 10 nm thick  $HfO_2$  films doped with less than 4%  $SiO_2$  crystallize in a monoclinic/tetragonal/orthorhombic phase combination in the presence of encapsulation shows ferroelectricity after annealing.  $HfO_2$ , a popular high-k material introduced in CMOS process flow, has an energy gap of around 5.3–5.7 eV, elastic modulus of  $\geq 200$  GPa, and a relative dielectric constant of around 17. Quintessentially, the most stable form of  $HfO_2$  is the monoclinic structure. However, the ferroelectricity in  $HfO_2$  results from a meta-stable polar orthorhombic phase, while the monoclinic or tetragonal phase shows no spontaneous polarization [21–34].

Ferroelectric behavior has even been discovered in biology; it may be observed, for instance, in amino acids and the pig aortic artery wall. It is also possible to create sensors with ferroelectrics that mimic various human “multifunctional sensory systems”. So far, the best five applications of FE are as follow:

1. Storage systems.
2. Night-vision technology development system.
3. Ultrasound for medical purposes and underwater acoustics.
4. Actuators.
5. Energy harvesting.

## 2 Ferroelectricity in Hafnium Oxide

The Qimonda memory company’s research and development team found the ferroelectricity in  $HfO_2$  in 2007 [35] while examining materials with high-k for DRAM applications [20]. For several reasons, ferroelectricity in nanoscale  $HfO_2$  films was considered a remarkable phenomenon beyond the scientific community’s trivial explanation [36, 37]. It should be noted that before 2007, the polymorphs of  $HfO_2$  were considered to have only a centrosymmetric crystal structure, unlike the other ferroelectric thin films with non-centrosymmetric structures. HKMG technology uses gate oxides with a higher k value than typical oxides like silicon oxide ( $SiO_2$ ) or silicon oxynitride ( $SiON$ ). With a permittivity about ten times higher than  $SiO_2$  and potential applications as a resistive memory and in MOSFETs [38–52],  $HfO_2$  was already a well-established material in the CMOS platform line. It has been utilized and is still used at most advanced CMOS technology nodes.




Figure 3: (a). Crystal structure variants of hafnium oxides. (b). Evolution of polar ferroelectric phase during thermal processing. (c). Polarization and switching current response of ferroelectric material to an  $\xi_{ext}$  as a function of dopant concentration. [20, 36].

$HfO_2$  films are promising for single transistor FeFET devices, one transistor-one capacitor-based (FeM-FETs), and other nanoscale FE devices. Second,  $HfO_2$ 's straightforward chemistry facilitates theoretical research, such as ab initio simulations, and lessens its susceptibility to several perturbing effects during the CMOS process, especially during multicomponent material-based thin film deposition processes. They also contain strong bonding between O and Hf and a high bandgap, which can help reduce leakage current and reliability issues frequently seen in perovskite ferroelectric. Despite significant advances in the underlying knowledge and device performance of  $HfO_2$  thin films (which are polycrystalline), some limitations remain. First,  $HfO_2$  films exhibit strong ferroelectricity, which is rare for perovskite equivalents, even at sample thicknesses of less than 5 nm. Despite several macroscopic trials, the microscopic process stabilizing the ferroelectric phase via the aforementioned components is barely understood. Second, the polycrystalline features of  $HfO_2$  films—specifically, non-ferroelectric phases and grain boundaries—are detrimental to their ferroelectricity, engendering the statistical non-uniformity in ferroelectric characteristics and device instability. Apart from this, the  $P^r$  of a pristine film increases with electric cycling, which is known by the “wake-up” process. We must understand these three crucial device-related challenges [53–55].

Moreover, the build-up of oxygen vacancies at grain boundaries creates a persistent conduction route that, in turn, causes device wear. Consequently, to precisely control the FE properties in  $HfO_2$  films, systematic studies of  $HfO_2$  thin films (with ferroelectricity) are required for microstructural characterization and microstructure-ferroelectric property investigation. This has been demonstrated by both fundamental research and real-world applications. The microstructures of ferroelectric materials, influenced by dopants, film thickness, thermal expansion, and epitaxial strain, are primarily responsible for their macroscopic performance. Ferroelectric  $HfO_2$  materials' mechanical, electrical, electromechanical, and thermoelectric qualities are also essential for their device applications. These characteristics fluctuate in response to embedded microstructure modifications. Consequently, to comprehend their structure-property relationships, observing the related microstructural development under diverse growth factors and external stimuli is necessary.

The polymorphs of bulk  $HfO_2$  crystals vary based on the temperature and pressure. At ambient temperature and air pressure, the most stable phase is the monoclinic phase, while at elevated pressure, bulk  $HfO_2$  demonstrates two orthorhombic polymorphs. Under pressures ranging from 4 to 14.5 GPa, symmetry reduction converts one type of orthorhombic phase from the tetragonal phase. A pressure over 14.5 GPa is necessary for the interconversion between two orthorhombic phases, and the transition pressure is essentially temperature-independent. These polymorphs all feature a symmetry center. These structures' centrosymmetric characteristics cannot produce ferroelectricity [36].

The monoclinic phase is more energetically preferred than the ferroelectric Pca21 phase, which may be formed in films with thicknesses less than 40 nm, according to the bulk free energy theory. *Park et al.* examined the ferroelectric orthorhombic phase fraction and ferroelectric characteristics in films of  $Hf_{0.5}Zr_{0.5}O_2$  ranging in thickness. A steady decrease in the  $P^r$  and orthorhombic phase percentage was observed as layer thickness increased. Comparable outcomes were documented in  $HfO_2$  films ranging in thickness from 4 to 20 nm. The  $HfO_2$  films showed decreased  $P^r$  and permittivity as the thickness grew from 6 to 20 nm. Each grain grows towards the top electrode (TE) from the bottom electrode (BE), given that the horizontal and vertical dimensions are comparable to the film thickness [56–61].

## 2.1 Impact of Dopants

The dopants, such as silicon, zirconium [29], aluminum [62], yttrium [27], and lanthanum [63,64], used in  $HfO_2$  films can modify the crystal structure and ferroelectric properties. Silicon-doped  $HfO_2$  films were the first to demonstrate ferroelectricity [20]. They showed great promise for industrial use since silicon is the most widely used element with well-established process/technical characteristics. There has been a significant amount of systematic research on the choice of dopant, and it was found that the microstructure depends on the dopant's concentration and size. The paraelectric-ferroelectric-antiferroelectric transitions happen with increasing dopant concentration in films containing smaller-sized dopants, including silicon and aluminum [20,62,65]. While doped with silicon, the anti-ferroelectric properties appear when the concentration of dopants goes over 4.3%. At 4.8% molar concentration, aluminum doped  $HfO_2$  demonstrates ferroelectric behavior, while at 8.5% Al, an explicit anti-ferroelectric behavior is seen. Since zirconium can replace hafnium over the complete composition range, it is another potential dopant to preserve the ferroelectric characteristics across a wide range of zirconium concentrations. It can be observed that ferroelectric behavior in hafnium oxide is established when the zirconium content reaches around 30%. Further increase beyond 70% makes the thin film anti-ferroelectric, while the highest  $P^r$  was achieved at 50% concentration.

Large-sized dopants, such as Yttrium, Galadium, and Lanthanum, show distinct transitions with increasing concentrations, in contrast to small-sized dopants. Hafnium oxide is first paraelectric, changes to ferroelectric, and then returns to paraelectric with increasing doping concentrations [27,63,64,66,67].

FE- $HfO_2$  films, doped with dopants of different sizes, were compared by *Schroeder et al.* The range of the size of the dopant varied from 54pm, which is silicon to 132 pm, which is strontium [68]. The occurrence

of AFE behavior or the tetragonal phase in  $HfO_2$  films containing smaller-sized dopants, like silicon (Si) and aluminum (Al), was ascribed to the unique phase transition pathway. As the doping concentration increases, monoclinic-orthorhombic-tetragonal-cubic phase transitions occur. Conversely, a monoclinic-orthorhombic-cubic phase change occurs in  $HfO_2$  films containing large dopants. Larger dopants like Yttrium, Gallium, Lanthanum, and strontium do not promote the creation of the tetragonal phase, which results in anti-ferroelectric behavior.

## 2.2 Superlattice Structure

Apart from the solid-solution-based hafnium oxide thin films, a recent trend in superlattice structures has been researched recently. Lehninger et al. conducted a systematic study on superlattice structure. That study investigated ferroelectric embeddings in the metal-ferroelectric-metal structures with five different superlattice stacks with varying sublayer thicknesses and a constant overall thickness of 10 nm. The details of the stacks are as follows:

1. 0.25 nm  $HfO_2$ /0.25 nm  $ZrO_2$
2. 0.5 nm  $HfO_2$ /0.5 nm  $ZrO_2$
3. 1 nm  $HfO_2$ /1 nm  $ZrO_2$
4. 5 nm  $HfO_2$ /5 nm  $ZrO_2$

Devices with solid solution films show nearly no pinching of the hysteresis loop in its pristine form, according to research conducted on the subject. In contrast, antiferroelectric-like solid properties are seen before wake-up cycling when the MFM capacitors include the superlattice films. According to the scientists' conclusions, the laminates either stabilize a more significant number of in-plane oriented domains that can behave antiferroelectrically within the o-phase or crystallize preferentially in the antiferroelectric-like tetragonal phase. On the other hand, these integrated superlattice devices can be fully woken up with fewer than 1000 field cycles [69–72]. Of course, several process conditions impact the crystallization process. The doping ingredient and its concentration have a significant impact on this. Since the discovery of ferroelectricity in Si-doped  $HfO_2$ , many dopants have been proposed. The choice of electrodes and substrates also played an essential role in dictating the ferroelectric properties in  $HfO_2$  films.

## 2.3 Deposition Technique

The meta-stable O-phase with non-centrosymmetric structure of  $HfO_2$  thin films is stabilized by doping: this is one of the possible explanations for ferroelectricity in  $HfO_2$ . We should remember that we are talking about thin films, not bulk. During film manufacturing, the FE phase Pca21 may be stabilized using various growth settings, such as ALD, PVD, CSD, and PLD.

Commercially accessible ingredients are utilized in the atomic layer deposition procedure to make ferroelectric  $HfO_2$  films [20]. The most common precursors are tetrakis(ethylmethylamino)zirconium, tetrakis(dimethylamino)silane and  $SiCl_4$ , and tetrakis(ethylmethylamino)hafnium and  $HfCl_4$ . Argon is a purge and carrier gas; oxygen sources include water and ozone. On titanium nitride (TiN) or tantalum nitride (TaN) BE, the first  $HfO_2$  films formed are amorphous. A TE layer is capped and rapidly heated to annealed crystals to introduce ferroelectricity.

With physical vapor deposition techniques, it is possible to accurately manage the sputtering, sputter power, atmosphere, and deposition temperature to produce  $HfO_2$  films with various phases and varying phase fractions, as well as the associated macroscopic ferroelectric performance. This is advantageous for investigating the structure-property connection of ferroelectric  $HfO_2$  films, and it's also intriguing since it shows how the growth parameters regulate the phases in the  $HfO_2$  films that are produced, particularly the ferroelectric Pca21 phase [73, 74].

## 2.4 Annealing and Capping Layer

$HfO_2$  films from atomic layer deposition that have been deposited generally have an amorphous form. It is best to anneal to crystallize. Because of the strain effect, a capping layer significantly promotes the induction of ferroelectricity during the annealing process. The strain caused by the variations in thermal expansion coefficients between the  $HfO_2$  films and the capping layer is significant. BE substantially impacts the ferroelectricity of  $HfO_2$  films. BE can control the growth and grain orientations of FE films and generate in-plane strain. Park et al. confirmed that  $HfO_2$  films on (111)-oriented Pt bottom electrodes are (111)-textured, while grains in  $HfO_2$ /TiN have arbitrary orientations. Both types of films exhibit a high in-plane tensile strain of above 1.5%. 110-oriented t-phase can transition to the Pca21 phase because the c axis of the t-phase can be elongated by

applying in-plane tensile strain to form the axis of the o-phase. However, switching from the t-phase to the o-phase for (111)-textured films on (111)-oriented Pt BE requires more strain. [65, 75, 76].

## 2.5 Wake-up

The wake-up effect refers to forming a ferroelectric-like hysteresis curve from anti-ferroelectric-like pinched hysteresis features in  $HfO_2$ -based FE films. This is a fascinating scientific phenomenon that also has practical applications in a variety of gadgets. Surprisingly, these materials demonstrated a “wake-up effect”, a rise in  $P^r$  with higher  $\xi$  cycles before the fatigue effect. The researchers employed the conventional, slowly varying  $\xi_{ext}$  field stimulus and pulsed stimulus to examine the wake-up effect through the P- $\xi_{ext}$  hysteresis curve. While the latter can offer detailed quantitative data on the evolution of the HZO/TiN contact characteristics, coercive field ( $E_c$ ), and potentially involved interfacial capacitance, the former helps investigate the evolution of FE-AFE features as the cycle number increases. Understanding the influence of interfacial capacitance is often more challenging for polycrystalline films like  $HfO_2$  [60, 77–81]. Several research studies have investigated the underlying reason for the wake-up effect. However, the explanations have yet to merge into a single focal point, and the wake-up is a complicated event that may entail several underlying episodes. Several investigations have found electric field-induced phase transformations during wake-up. Transmission electron microscopy observations after various field cycles indicated that in virgin films, a nonpolar tetragonal phase exists in the bulk of the film and at the metal-ferroelectric interface. Field cycling leads this phase to transition into polar orthorhombic phases. However, because various capacitors were used for the experiments, it is questionable if there is any statistical significance given the limited sample regions found during local transmission electron microscopy (TEM) observations. Although the  $P^r$  increases of 20–100% are recorded, synchrotron-based in situ XRD measurements conducted during field cycling are claimed to exhibit observed phase shifts generally in the sub 5% range. As a result, phase alterations occur during field cycling, but they are not the primary mechanism responsible for the wake-up effect. It should also be noted that all of these studies were conducted in ferroelectric films with a thickness of more than 10 nm. Ferroelectricity is known to be the aftermath of a “polarization catastrophe”, where the crystals get locked in a position during the application of an external electric field, engendering the non-zero polarization with no electric field. During this lock-in period, the crystal will tend to move to the minimum energy state, and there is a probability that anharmonic restoring forces, as mentioned by Charles Kittel, lead to the change of the crystal properties. However, this may not be the case for ultra-thin ferroelectric films. In addition to the nonpolar-to-polar phase transition, several other mechanisms have been proposed to account for the changes seen during the wake-up phase when field cycling is applied. These include domain depinning, a shift in polarization orientation, and cycling-induced modifications to the depolarization field, which may be the primary mechanism responsible for the wake-up effect in ferroelectric films with various thicknesses. Figure 4 shows the dependence of polarization response concerning  $\xi_{ext}$  on the operating temperature. The pinched hysteresis opens up with increasing temperature. This incident proves that although there might be an electric field-induced phase change in the interface or bulk hafnium oxide, that is not the only reason behind the wake-up [68, 82–85].






Figure 4: Measurements of dynamic hysteresis of pristine and woken-up films at ambient temperatures within the 80–380 K range. A) A virgin sample’s hysteresis curves. B) the switching current is to the applied electrical field for a pristine film. C) A woken-up sample’s hysteresis curve. D) Altering current in response to an electrical field for a film that awakens. Figures reproduced with permission from [82].

A recent study in [86] offers a thorough explanation and convincing experimental data, emphasizing the interfacial layer’s (IL) critical function and its gentle disintegration in the wake-up phenomena. An FE wake-up model, considering multi-domain factors called inter-layer soft-breakdown (IL-SBD), is created to validate the suggested process, including trap-assisted tunneling within the interface, charge screening at the BE/HZO interface, and defect production. The model faithfully replicates the pattern of wake-up behavior’s thickness dependency and highlights extra variability brought about by the wake-up process. It highlights the importance of keeping the IL as low as possible in ultrathin HZO devices. The voltage-dividing and depolarization effects are the two main ways the IL negatively impacts the ferroelectricity in the HZO device. The applied voltage should decrease across the FE layer in a perfect world without the IL. However, the IL splits the applied voltage, which lowers the voltage across the FE layer. As a result, the gadget reduces the  $P^r$  value by operating inside a minor loop instead of the anticipated saturation loop. The depolarization impact is the second factor. Without the IL, the image charges at the electrodes thoroughly screen the HZO dipoles, allowing a similar  $P^r$  read-out equal to the HZO’s  $P^r$ . Nevertheless, the IL creates a depolarization field that reduces the image charges at the electrodes and jeopardizes the  $P^r$  read-out.

## 2.6 Thickness Scaling




Figure 5: The P-E properties of (a) 5 nm and (b) 4 nm HZO following various temperatures of annealing. The P-E properties of (c) 5 nm and (d) 4 nm HZO following annealing for varying amounts of time at 400°C and 500°C, respectively. The PMA of (e) 400°C and (f) 500°C annealing time-film thickness mapping. There is a definite trade-off between thickness scaling and the thermal budget. Figures reproduced with permission from [87].

$HfO_2$  is amorphous when deposited, and annealing is required to initiate the ferroelectricity, which is only visible in its polar-orthorhombic phase in  $HfO_2$ -based ferroelectric films. Several variables determine the development of the crystalline phase in  $HfO_2$  throughout the annealing process. While many research groups have high hopes for the BEOL integration of ferroelectric memories, a significant obstacle is the rising annealing thermal budget that comes with the ferroelectric film's growing thickness. Consequently, with a ferroelectric sheet thickness of about 10 nm, most BEOL ferroelectric memory demonstrations are above 130 nm nodes. A thick ferroelectric layer raises the required operating voltage, endangering the system's scalability.

Unlike PZT-based ferroelectric materials,  $HfO_2$  based materials show ferroelectricity in ultra-thin films [88]. However, the requirement for high annealing temperature poses a bottleneck for BEOL integration. One of the earlier investigations showed that long-duration annealing (up to 180s) may support the ferroelectric phase in zirconium (20%) doped  $HfO_2$  [75]. RTA was typically utilized to crystallize the HZO. Another study suggested that an increase in the m-phase fraction during long-term annealing at 500°C and 600°C or a prolonged rising time for RTA would result in a degradation of the ferroelectric characteristics of HZO. On the other hand, HZO films exhibit superior ferroelectricity by furnace annealing at  $\leq 400^\circ\text{C}$  for an extended annealing duration. Previous research has also demonstrated that the high annealing temperature lowers the residual polarization ( $P_r$ ) value by causing HZO to generate a more significant fraction of the monoclinic (m)-phase due to the fast rise in grain size. These results suggest that the creation of the m-phase and degradation of the Pr value are not considerably caused by extending the annealing period at a comparatively lower temperature (dopant concentration-dependent). Most of the above research concentrates on hafnium zirconium oxide (HZO) films of ten nanometers or more.

The polarization against external electric field characteristics of ferroelectric capacitors with 5 nm and 4 nm thickness are displayed in Figure 5. Both types of HZO films show differential remnant polarization ( $2P_r$ ) over  $40 \mu\text{C}/\text{cm}^2$  with PMA of 600°C, as can be seen in Figures 5(a) and 5(b). In this instance, the PMA's length was set at thirty seconds. Higher residual polarization raises the annealing temperature to a certain point since it raises the fraction of orthorhombic-phase crystallization. Further research is necessary because this PMA temperature is incompatible with the BEOL semiconductor process. Figures 5(c) and 5(d) make the

significance of PMA duration very evident. When exposed to PMA of 400°C for 30 minutes, 5 nm thick HZO films successfully obtain  $2P_r \geq 40 \mu\text{C}/\text{cm}^2$ ; at PMA of two hours and above, they do not exhibit ferroelectric characteristics. On the other hand, even after twelve hours at 400°C with PMA, 4 nm thick HZO films exhibit no ferroelectric characteristics. However, when the PMA length is greater than 90 seconds at 500°C, non-zero  $P_r$ , a sign of ferroelectricity, begins to occur in 4nm HZO. It saturates at about  $40 \mu\text{C}/\text{cm}^2$  for PMA duration longer than 180 seconds (Figure 5(d)). The thickness-dependent annealing time needed for HZO films at 400°C and 500°C, respectively, are summarized in Figures 5(a) and 5(b). Ferroelectricity in the device is indicated by the obtained  $2P_r$  value greater than  $\mu\text{C}/\text{cm}^2$ . The outcome implies that the thinner HZO must be annealed for extended periods or at higher temperatures to obtain crystallization with adequate ferroelectricity.

### 3 Capacitive Ferroelectric Memory

FCMs rely on capacitance modulation for data storage and offer several advantages over conventional resistive memory technologies. These include minimal static power consumption, negligible read disturbance, and immunity to Intermediate Resistance Drop (IR) drop issues [89]. Memory architectures such as FRAM or single-selector-less FCM-based cross-bar arrays capitalize on this principle [?, ?, 89–92]. In these memory devices, reading involves the application of a voltage pulse. Depending on the polarity of the polarization state, the capacitor allows a current flow between its terminals. Several vital characteristics define an optimal FRAM device.

1. High  $P_r$ .
2. Low operating voltage.
3. Polarization switching current should be higher than displacement current.
4. High endurance, typically exceeding  $10^{15}$  cycles.
5. Retention of data for over ten years.

The quintessential bit-cell structure for using FRAM in a crossbar array is similar to the 1T-1 $C_{FE}$  bit-cell structure of DRAM, as seen in figure.6. The transistor is an access transistor for the memory element in the bit-cell, the ferroelectric capacitor. In the 1T-1 $C_{FE}$  configuration, one terminal of the FeCAP is connected to the plateline (PL). In contrast, the second terminal is attached to one source or drain terminal of the access transistor. Figure.6(a) shows the bit cell arrangement. This setup allows access to the memory cell for reading or writing data. During the write operation, write voltages of either polarity are applied to the ferroelectric capacitor’s (FeCAP) terminals. To write a “1” into a memory cell, the BL is raised to  $V_{DD}$ , followed by increasing the WL to  $V_{DD} + V_T$ , where  $V_T$  represents the access transistor’s threshold voltage. A suitable voltage pulse is then applied to the PL, first pulling it up to  $V_{DD}$  and then down to 0V, as illustrated in figure.6(c). The WL remains active until the PL is pulled down and the BL is reset to zero. Finally, deactivating the WL maintains this condition until the subsequent access cycle. To write a “0” in the cell, the BL is driven to 0V before activating the WL. The subsequent process is the same as writing a “1” as shown in figure.6. The transistor is turned on again during the reading process, and a voltage pulse is supplied to the PL.

During the read operation, BL is precharged to 0V before the word line WL is activated. This sets up a capacitor divider between the PL and the ground, involving the capacitances of the ferroelectric capacitor ( $C_{FE}$ ) and the bit line ( $C_{BL}$ ). Subsequently, the PL is raised to  $V_{DD}$ , leading to a polarization reversal that transfers the polarization switching charge to the BL, depending on the stored polarization within the FeCAP. Therefore, relative capacitances of  $C_{FE}$ (which depend on the stored data) and  $C_{BL}$  determine the voltage on the BL voltage. Specifically, the voltage signal developed is given by  $\delta V_{BL} = 2P_r / (C_{FeCAP} + C_{BL})$ . The actual read signal detected by a voltage sense amplifier depends on the array design. Typically, the SA is realized using a cross-coupled inverter. The reference input voltage of SA, denoted by  $V_{ref}$  in figure6(a), is generated through the external input pad or reference bit-cells. The destructive nature of the read operation in FRAM typically necessitates a subsequent write-back procedure. Consequently, the energy required to read the FeCAP can be as much as twice that of a single write operation at the cell level, contingent upon the specific data being read. To increase the scalability of FeCAP-based memory cells using planar capacitors, it may be necessary to adopt a 2T-1C design, which includes an extra read transistor within each memory cell [93]. Unlike the 1T-1 $C_{FE}$  arrangement, 2T-1C directly transfers the ferroelectric capacitor’s polarization charge to the read transistor’s gate. As a result, obtaining optimal alignment between the size of the read transistor and the ferroelectric capacitor is critical, as both the access and read transistors primarily determine the cell’s dimensions. [94,95].

Commercializing ferroelectric capacitor-based memory as a standalone product poses several challenges that need to be overcome, such as reducing the thickness of the ferroelectric layer to below 10 nm, ensuring effective Backend of the Line (BEOL) integration, enhancing read/write endurance, and improving sense margin, etc. The




Figure 6: The ferroelectric 1T-1C<sub>FE</sub> memory cell. C<sub>BL</sub> represents the total parasitic capacitance of the bit line, and C<sub>FE</sub> denotes the ferroelectric capacitor. (b) The hysteresis loop characteristic of a ferroelectric capacitor shows the stable polarization states A & C. (c) Timing diagram associated with write operation in the 1T-1C<sub>FE</sub> memory cell.

following discussion will highlight recent advancements to tackle these issues. *J. Okuno et al.* have showcased a 64 kbit 1T-1C<sub>FE</sub> FRAM array featuring a dedicated circuit for array operations control. Their study utilized FRAM devices configured with TiN/Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub> (HZO)/TiN, integrated into the BEoL process [96]. Notably, the BEoL integration was meticulously optimized for sub-500°C processes, demonstrating no degradation of the underlying CMOS logic. This research underscores high yield and excellent operational performance, with operation at a low voltage of 2.5 V, operating speed of 14 ns, and 2P<sub>r</sub> exceeding 40 μC/cm<sup>2</sup> during array operation. Moreover, it boasts endurance surpassing 10<sup>11</sup> cycles and data retention extending beyond 10 years at 85°C. Crucially, precise control over memory cells for programming and reading ensures 100% bit functionality. The findings reported in this work cater to the stringent specifications of LLC and embedded NVM for low-power System-on-a-Chip SoC applications, especially in IoT. In the subsequent phase of the study, the operational efficiency of this array is significantly enhanced through the thickness scaling of the ferroelectric HZO layer, resulting in the attainment of flawless 100% bit functionality at an impressively reduced operational voltage of 2.0V and an enhanced operating speed of 16 ns. Remarkably, the array exhibited exceptional cycling endurance, surpassing 10<sup>8</sup> cycles, even under accelerated stress conditions of 3.5V at 85°C.

*T. Francois et al.* reported 130nm technology node-based BEoL integration of a 16kbit 1T-1C<sub>FE</sub> FRAM array with silicon doped HfO<sub>2</sub> [97]. Across a spectrum of capacitor areas, ranging from 0.36μm<sup>2</sup> to as low as 0.16μm<sup>2</sup>, the authors achieved remarkable switching speeds as low as 4ns. Furthermore, the endurance performance of these devices is noteworthy, with capabilities extending up to 10<sup>7</sup> cycles on a full 16kbit array. A wide memory window is observed for programming voltage as low as 2.5V, coupled with the absence of zero-bit failure at the array level. This milestone represents the first demonstration of BEoL-integrated HfO<sub>2</sub>-based FRAM arrays, which offer solder reflow capability while providing data retention capabilities up to 10<sup>4</sup> seconds at an elevated temperature of 125°C. These findings establish a cornerstone for developing ultra-low-power embedded eNVM at more advanced nodes in semiconductor technology.

In another work demonstrating 130nm technology node-based BEoL integrated HZO-based 9Mb FRAM memory, the authors have used 1Mb ECC along with the 8Mb main memory segment for achieving high robustness [98]. Temperature variation plays a vital role in the fidelity of operation of eNVM chips [99]. Therefore, the authors exploited the ECC functionality to design a write driver, which is adaptively immune to temperature variation. Also, a high write voltage refresh scheme was added through the ECC block to mitigate the P<sub>r</sub> degradation. Furthermore, these variation-aware capabilities enable dynamic voltage tuning, enhancing overall power efficiency. The SA made another level of improvement with the offset-cancellation facility. This is how the work mentioned in literature [98] avoids the negative impact of PVT variations in Mb-level FRAM chips with enhanced BER.

The traditional approach to reading FeCAPs is inherently destructive, relying on polarization switching and thus necessitating re-writing the stored memory state after each read operation. Consequently, the read endurance mirrors the write endurance. Regrettably, this coupling of read and write endurance renders the read endurance of FeCAPs inadequate for many FRAM or CiM applications [100]. However, a recently introduced innovative concept of an eNVM that exploits the CMW in terms of differences in permittivity or, in other words, capacitance ratios in FeCAPs in different programming states offers a promising solution. This concept facilitates read operation without destroying the stored state [91]. Through careful engineering of interfacial asymmetry between the electrodes of a fully BEOL-compatible HZO-based FeCAP, the authors achieve a notable CMW ( $\epsilon_r$  difference at 0V:  $\text{CMW}_{\epsilon_r}$ ). Interestingly, employing a conventional charge-based read operation, the authors demonstrate that the  $\text{CMW}_{\epsilon_r}$  obtained from a C-V measurement correlates directly with a charge-based MW ( $\text{MW}_Q$ ), showcasing pulse-based non-destructive readout (NDRO) of the  $\text{CMW}_Q$ . This NDRO strategy effectively decouples the read endurance (exceeding  $10^{11}$  cycles) from the write endurance (approximately  $10^7$  cycles).

Efforts are also underway to develop anti-ferroelectric (AFE) HZO-based FRAM, as highlighted in [101]. These AFE-based FRAM devices can be operated at 2ns speed, ranging from -1.6V to 1.2V, and inevitably show higher endurance ( $\geq 10^{12}$ ) than any other operating modes. They also maintain a robust MW, even when subjected to a 20% variation in  $V_{write}$  at elevated temperatures. Moreover, these devices exhibit minimal tail-bit variations of scaled capacitors across a 300mm wafer, even at elevated temperatures, operating at  $4\sigma$ . These findings strongly advocate developing AFE-based FRAM-based emerging memory for high-speed and high-density embedded memory applications in the future.

Apart from the above-mentioned advances, there are many challenges that we must overcome, such as the wake-up, fatigue, and imprint effects when aiming to realize larger FRAM arrays, as discussed in several literatures [102–104].

## 4 High-K Metal Gate Ferroelectric Field Effect Transistors




Figure 7: (a) An embedded FeFET memory cross-sectional TEM picture from the 22 nm FDSOI platform. (b) Transfer device characteristics with a 1.5 V memory window, LVT and HVT. (c) FeFET’s physical gate length scaling about eNVM logic platforms. Figures reproduced with permission from [105]

Bell Labs first introduced employing a ferroelectric substance to modify a semiconductor layer’s surface conductivity in 1957 [106–109]. One goal was to develop a device that could switch and store data in a nonvolatile way that could be read out without causing damage. In the 1960s, thin-film transistors based on cadmium sulfide (CdS) were placed onto a thin ferroelectric triglycine sulfate (TGS) layer. This led to the first experimental reports of such devices, now known as ferroelectric field-effect transistors (FeFETs). Moll and Tarui showed that the space charge in the CdS semiconductor may be controlled by the  $P^r$  of the TGS crystal, leading to a 25% change in device resistance [110].

Integrating  $\text{FE-HfO}_2$  into the gate stack, FeFETs have been introduced as embedded memory at 28nm-HKMG and 22nm FDSOI technology nodes. Dual integration (non-FE and FE) in standard CMOS technology was demonstrated with an 8nm  $\text{FE-HfO}_2$  layer. Si-doped  $\text{HfO}_2$  is typically used in gate-first integration due to the high thermal annealing needs [111, 112]. Increasing the ferroelectric layer’s thickness requires a bigger memory window with good retention. However, greater switching voltages are needed; as a result, they are incompatible with advanced technology nodes. Therefore, a thinner ferroelectric layer is desired for advanced node integration.

Quintessentially, the gate stack of FeFET consists of a gate electrode (metal)- a ferroelectric layer-interfacial layer, and a semiconductor. A single transistor memory cell is created by integrating a ferroelectric layer, which stores data, into the transistor’s gate stack. Ferroelectric materials often exhibit a distinct polarization–electric

field hysteresis. They have two polarization states, known as  $P^r$ , opposing yet comparable. Even in the absence of the applied electric field, they stay steady. The presence of persistent electric dipoles within the unit cell, resulting from the non-centrosymmetric crystalline structure of FE materials, is linked to the microscopic origin of the two PR values. There are two stable configurations for the dipoles, often known as polarization 'up' and 'down.'

The ferroelectric layer applies the field effect (electric) onto the channel or the active region of the FeFET through the charge associated with  $P^r$ , which is the fundamental working principle of a FeFET. Because the electric dipole moment per unit volume is represented by polarization inside the ferroelectric, the surface charge that results at the interface between the ferroelectric and the interfacial layer will use Coulomb coupling to regulate the conductivity of the channel. Using an n-channel FeFET as an example, the low threshold voltage state (LVT) is produced by the polarization pointing down, which draws minority carriers toward the channel and increases its conductivity. On the other hand, these carriers tend to be repelled by polarization that is oriented upward, which lowers channel conductivity and causes a high threshold voltage state, or HVT.

## 4.1 Interface and Reliability

The interface plays an important role in the reliability of ferroelectric FET, especially in silicon-based FeFETs. It has already been shown that the READ-Voltage and interface quality are critical to the FeFET's performance, particularly regarding low-frequency noise response, durability, and retention [113–117].




Figure 8: (a). Schematic representation of the process flow with transmission electron microscopic image of the HKMG FeFET cell. (b,c) Transfer characteristics and (d,e) power spectral density and no. of FeFETs with  $SiO_2$  and SiON interface. Endurance and retention characteristics of FeFET with SiON and  $SiO_2$  interfaces. Figures reproduced with permission from [118].

Compared to  $SiO_2$ , FeFETs with SiON interfaces have a larger memory window. The trapping and de-trapping processes from the contact are responsible for this characteristic. An improved understanding of the underlying reason for memory window shrinking in  $SiO_2$ -based FeFETs may be obtained by further analyzing the low-frequency noise. On the other hand, for both interfaces, the variance across devices and the ratio of on-state current ( $I_{on}$ ) to off-state current ( $I_{off}$ ) are nearly unchanged. A 100 mV offset from the threshold voltage (VT) operation point was used to assess the spectral density of the drain current ( $S_{ID}$ ). The  $S_{ID}$  noise behavior for the 10 nm HSO  $SiO_2$  interface structure is shown up to 100 kHz in an erased and programmed condition. The noise behavior for ER and PG does not differ from that of the other states. The PG-state has similar noise behavior in the lower frequency range compared to dielectric devices in 22 nm technology. There is a two-magnitude difference for the higher frequencies. The noise level for the  $SiO_2$  interface structure exceeds the system limit at higher frequencies.

The SiON structure has a greater noise level than the  $SiO_2$  structure when compared directly to the threshold voltage operating point. The noise level in the SiON structure decreases as the gate voltage  $V_g$  increases, whereas

the noise level in FeFETs with  $\text{SiO}_2$  interface stays constant over a range of gate voltage values. As in the normalized SID, the SiON structure exhibits a continuous declining trend with rising gate voltage, while the  $\text{SiO}_2$  interface structure has the same SvG at various operating points. For lower gate voltage operation points, SiON and  $\text{SiO}_2$  differ from one another similarly in SvG and SID. For the SiON interface, the gate input for a higher working voltage is less than the overall noise level of this arrangement. An increase in operating voltage does not affect  $\text{SiO}_2$  either.




Figure 9: SiON and  $\text{SiO}_2$  FeFET program and erase threshold voltage and gm over cycling. The dielectric wafer shows no discernible deterioration under cycling except for a tiny trapping window. For low write voltages, early memory window closing is seen in SiON-based wafers that are not fluorinated. Higher voltages cause a strong walk-out (electron trapping) to higher threshold voltages and enhanced hole trapping, as seen by the erase state’s threshold voltage. Voltages for large cycle counts. For interface fluorination, an increase in stability is seen. Strong program state bulging at lower threshold voltages due to ferroelectric layer fluorination increases the memory window significantly. Figures reproduced with permission from [119].

Another recent work [119] demonstrates the impact of fluorination on the interface quality of FeFETs. FeFETs were created with a 10 nm Si:  $\text{HfO}_2$  (HSO) layer with either  $\text{SiO}_2$  or SiON interfaces. Fluorination was administered to both interfaces. Fluorination makes steady transconductance and enhanced high-voltage stability possible and typically exhibits a substantial memory window. However, a soft breakdown causes the memory window to shut again at higher cycling rates (up to  $3 \times 10^4$  cycles). When comparing the extracted threshold voltage for program/erase, significant variations may be seen for the SiON FeFETs depending on the various fluorination processes.

A memory window closure is shown for the reference and the ferroelectric wafer that has been fluorinated at a 5 V cycling amplitude. Around  $10^3$  cycles in the erase stage, more hole trapping is seen at larger cycling amplitudes—the presence of interface fluorination results in a substantial and steady memory window. A decrease in the program state to lower threshold voltage is present for ferroelectric layer fluorination and interface+ferroelectric layer fluorination, leading to a massive memory window of more than 2 V for the latter. It was concluded that even with SiON FeFETs with endurance optimization, fluorinating FeFETs can increase device endurance by a factor of ten. Additionally, interface fluorination makes steady transconductance and enhanced high-voltage stability possible.

## 4.2 Temperature and Reliability

Since an increase in junction temperature is a fundamental phenomenon in computer systems, a memory system’s ability to withstand temperature increases is crucial. Numerous research described the effects of temperature fluctuation on memory window (MW), endurance, retention, and LTP–LTD properties. MW diminishes as the operating temperature rises, reaching its maximum value at 25 °C and its lowest at 120°C. The variation in the surface carrier concentration,  $P^r$ , and coercive field ( $E_c$ ) may all be used to explain the MW’s dependency on operating temperature. MW decreases due to a drop in carrier mobility ( $\mu(n, p)$ ),  $P^r$ , and  $E_c$ , despite the surface carrier density increasing with growing temperature. The number of programmable states in LTP–LTD also drops with increasing temperature.




Figure 10: a) Measured drain current versus gate voltage characteristics demonstrate the shift in threshold voltage that causes a modification in the memory window in response to an increase in temperature. Transfer characteristics show that the response of surface charge,  $P_r$ , and  $E_c$  to temperature has a significant cumulative effect. b) The MW of FeFETs decreases with temperature, which lowers the number of programming states and threshold voltage range. Figures reproduced with permission from [120].

### 4.3 FeFET as Storage Class Memory




Figure 11: (a) Time the writing schedule to prevent interruptions. (b) The switch to inhibit-condition (c) from actively written FeFETs and their use in a continuous data pattern to confirm each FeFET's capacity to achieve each state. (d). One AND array is written with alternating patterns 100 times. When combined, they create the Mona Lisa's picture. Figures reproduced with permission from [121, 122].

Customers now have access to a large variety of edge devices thanks to the quick development of electronic circuits toward closely scaled technological nodes, dramatically increasing the amount of real-time data in recent years. It is necessary to adopt new architectural paradigms to handle the increasing volume of data generated in real time by end-user devices. Storage class memories (SCMs) have long been hailed as a potential technology to bridge the gap between main memory and storage, much as NAND flash and DRAM. A storage class memory has to be content addressable, non-volatile, and have low latency. SCMs should typically offer ten times quicker data programming and reading rates than NAND flash storage. Modern flash memory systems usually have a high operating voltage of 20 V, a short life of  $10^4$  cycles, and a slow writing speed measured in milliseconds.

SCMs are getting increasingly well-liked because of their excellent performance and stability. SCM (ReRAM, PCM, and MRAM) has write/read speeds more than ten times quicker than NAND flash memory. For NAND flash blocks, a page functions as the write/read unit and a block as the erase unit. Because of the different write and erase unit sizes in NAND memory, in-place overwriting of pages is not permitted. Consequently, the write performance of NAND memory is not superior to its read performance.



On the other hand, SCM does not call for erasing before writing. Ferroelectric memories share a few characteristics with flash memories; therefore, they could someday take their position in the memory hierarchy. They can even be employed as SCM to fill the gap between DRAM and NAND Flash memory.

#### 4.4 FeFET for Vector Matrix Multiplication

High-density FeFET-based memory arrays have been demonstrated on a 28nm HKMG node for VMM purposes. Despite various advances, *a fly in the ointment* for the commercial-level wafer-scale operation of the FeFET-based memory array is caused by device-to-device fluctuations. Scaling and memory array size have an increasing effect on device variation [123–126].

On 300mm wafers, a new study focuses on FeFET-array operation. The influence of variation was successfully controlled by adding a transistor to one terminal of the cross-bar array. The transistor was operating in the linear-triode region for current limiting purposes. The FeFET array, access transistors, current limiting transistors, and analog-to-digital converters (ADCs) were all manufactured on the same wafer. Eight by eight segments were cut into the memory array to lessen the effect of voltage swing over word lines, bit lines, and select lines and to stop errors from accumulating over bit line current. The retention characteristics, conducted at an elevated temperature of 85°C, demonstrate the reliability of the bit line current over  $5 \times 10^4$  seconds, proving that the memory array is suitable for deployment for multiply and accumulate operation in an inference engine.




Figure 12: (a) An optical image and architecture are included in the schematic depiction of the ADC embedded memory array. (b). *Modus Operandi* of write operation. (c). The multiply and accumulate operation displays the bit line current measured for the word line voltage from an  $8 \times 8$  crossbar array section. (d) Each tile’s internal current limiter produces a very accurate linear multiply and accumulate operation. (e) The density plot of bit line current variation demonstrates stable array-level functioning. (f). The data retention characteristics demonstrate stable and extrapolated retention for up to 10 years. Figures reproduced with permission from [123]

#### 4.5 Logic-in-Memory: Content Addressable Memory Operation

Because of its outstanding search parallelism capabilities, content addressable memory (CAM) is one of the most often employed technologies in data-centric applications. CAM designs were first implemented using SRAM cells. Instead, recent developments suggested adopting compact, nonvolatile memory. FeFETs were discovered as a multi-level NVM device with intriguing possibilities for CAM designs [120,127].

A two-step search strategy using FeFETs was applied in a recent study [120] that suggested the 1FeFET-1Transistor-based CAM design, enabling the unique identification of the stored VT state. A search voltage above VT produced a significant ON-state current in the second step, whereas a search voltage below threshold voltage produced a small OFF-state current in the first. Thus, when a low drain current was detected in the first search phase and a high drain current in the second, the FeFET’s threshold voltage state was primarily recognized. We may use the binary state of FeFETs to build a binary CAM (BCAM) or the multilevel states of FeFETs to implement a multilevel CAM (MCAM) by encoding information into the VT state of the FeFET and choosing appropriate search voltages.




Figure 13: (a). A ferroelectric CAM (FeCAM) cell based on 1FeFET-1T. (b) FeCAM’s transfer properties. To keep the ON current constant for both modes, a series current limiter restricts the FeFET drain current. (c,d) CAM cells in an array: their operation and transfer properties principle. Figures reproduced with permission from [120]

## 5 Other Types of Ferroelectric Memory

In the transmutating outlook of semiconductor technology for data-intensive AI applications, the demand for non-volatile memory solutions that offer high-speed performance, low power consumption, and compatibility with advanced manufacturing nodes is ever-increasing. As data processing tasks become more complex and energy efficiency becomes critical, memory technologies must adapt to meet these evolving needs. In this context, Advanced Node Compatible Ferroelectric FET Memory (Field-Effect Transistor Memory) emerges as a groundbreaking innovation to transform the memory technology landscape.

These factors can significantly deteriorate the performance metrics and reliability of the device when scaled down to nanoscale dimensions, leading to inconsistent and deteriorated behavior. For example, the devices reported in [128–130] show Multilevel cell (MLC) characteristics, but their devices suffer from limited endurance ( $10^4 - 10^5$  cycles) and higher WRITE voltage requirements. These parameters are not suitable for high-performance, energy-efficient compute-in-memory and high-density storage class applications, where high endurance ( $> 10^{12}$  cycles) and low write voltage are desired [131, 132].

Integration of FE memory with finFET, gate-all-around, or metal-oxide-based transistor technologies is also underway for increasing the memory density [99, 133–143]. It has been hypothesized that compared to planar FeFET, the FefinFET structures have the potential to operate at lower voltage and also can have wider MW due to the impact from the fringing field. However, more investigations are required to consolidate the causes and effects. Two-dimensional semiconductor channel-based 2D-FeFETs have also been investigated in recent works by some industries. 2D material has sparked widespread interest as a platform for next-generation semiconductor materials for logic, memory, and brain-inspired computer circuits [?, ?, 144–154].

Apart from the above-mentioned ferroelectric memories, there are BEOL and logic-compatible ferroelectric-metal field effect transistor (FeMFET) demonstrations with  $\pm 1.8V$  program/erase voltage with 100ns pulses. Eliminating charge trapping from the interfacial layer facilitates higher write endurance without retention penalty/trade-off. This structure was further improved to a 2T2C-based  $C^2FeRAM$  cell. With a specific area overhead,  $C^2FeRAM$  achieves the following highlights: In comparison to FeFET/FeMFET,  $C^2FeRAM$  achieves disturb-free CiM and higher write endurance (equal to FeRAM), resulting in 100x inference time with less than 1% accuracy drop for VGG8 in CIFAR-10 dataset, as well as enhanced endurance for weight updates, e.g., CiM-based transfer learning. Additionally,  $C^2FeRAM$ ’s disturb-free feature and CiM capability improve 4x energy, 200x speed, and better endurance cycles than the 1T1C FeRAM inference cache. These advantages highlight an appealing approach for future intelligent edge intelligence [155–158].

## Conclusion

Lastly, we would like to conclude via sketching a roadmap for ferroelectric memory in this section. Embedded NVM based on ferroelectric  $HfO_2$  have come a long way since they were discovered in 2007. Though restricted to planar technology nodes, a deeper understanding of the underlying mechanics was obtained, especially on the material side, and conveyed to the device and system level. This resulted in the development of many memory devices centered around technologies such as FTJ, metal oxide-FeFET, FeFET, and FeMFET. Moreover, scaling these technologies to even more complex nodes is now feasible because of recent developments like Fe-finFETs, 3D-FeFETs, and FeTFTs. More research is still required to address problems with lower operating voltage, yield, durability, and lowering device variation with scaling. An ideal trade-off between robust multi-state/analog switching and scaling to more aggressive nodes must be engineered in neuromorphic applications,

such as matrix-vector multiplication or multiply and accumulate employing FeFET arrays. From this angle, sophisticated trench designs and 3D incorporation might be crucial elements. High leakage currents are another issue with scaled FeFETs. In an ideal scenario, minimal leakage currents would result from the hafnia system's huge bandgap. In actuality, however, the abundance of grain boundaries in ALD-grown polycrystalline oxides promotes trap-assisted oxygen vacancy mobility inside the  $HfO_2$  layer and thus causes premature fatigue or failure. Leakage problems can be resolved, and device durability can be increased by appropriately modifying the stack crystallinity by optimization of annealing, electrodes, doping concentration, or introducing an extra dielectric layer. Hafnia-based devices performed well in cryogenic operations, demonstrating significantly better durability at low temperatures because of their restricted ion motions, which makes them appropriate for "cold-FeRAM" applications. However, the electrical working circumstances, such as voltage pulse durations, operating voltage, and refresh rates, will also have an equal impact on advanced FeFET performance. In this way, it is necessary to co-optimize circuit design, materials, and devices. We believe that a thorough grasp of the complex domain, defect dynamics, and device physics in hafnia-based systems will result in enhanced FeFET devices at scaled nodes and the commercial viability of some of the technologies above within the next ten years.

## Acknowledgement

This work was partly funded by the National Science and Technology Council, Taiwan's grant with number NSTC 114-2222-E-007-001 and, NSTC 114-2811-E-007-001

## Symbols and Acronyms

<b>AFE</b>	Anti ferroelectric	<b>IoT</b>	Internet of things
<b>BEoL</b>	Back end of line	<b>LLC</b>	Last level cache
<b>BER</b>	Bit error rate	<b>MW</b>	Memory Window
<b>CMW</b>	Capacitive memory windeo	<b>NVM</b>	Non-volatile memory
<b>CMOS</b>	Complementary metal-oxide semiconductor	<b>RTA</b>	Rapid thermal annealing
<b>DRAM</b>	Dynamic random access memory	<b>PMA</b>	Post metallization annealing
<b>eNVM</b>	Emerging non-volatile memory	<b>SA</b>	Sense amplifier
<b>FE</b>	Ferroelectric	<b>SRAM</b>	Static random access memory
<b>FeCAP</b>	Ferroelectric Capacitors	<b>SoC</b>	System on chip
<b>FCM</b>	Ferroelectric Capacitive Memory	<b>VMM</b>	vector matrix multiplication
<b>FDSOI</b>	Fully depleted silicon on insulator	$\xi$	Electric field
<b>FeFET</b>	Ferroelectric field-effect transistors	$\epsilon$	Dielectric constant
<b>FRAM</b>	Ferroelectric random access memory	$P^r$	Remanent Polarization
<b>high-k metal gate</b>	HKMG	$P^s$	Saturation Polarization

## References

- [1] C. Kittel, “Introduction to solid state physics, 8th edition,” *Wiley Sons, New York, NY*, 2004.
- [2] R. P. Feynman, R. B. Leighton, and M. Sands, *The Feynman lectures on physics; New millennium ed.* New York, NY: Basic Books, 2010, originally published 1963-1965. [Online]. Available: [https://www.feynmanlectures.caltech.edu/II\\_1.html](https://www.feynmanlectures.caltech.edu/II_1.html)
- [3] C. Kittel, “Theory of antiferroelectric crystals,” *Phys. Rev.*, vol. 82, pp. 729–732, Jun 1951. [Online]. Available: <https://link.aps.org/doi/10.1103/PhysRev.82.729>
- [4] A. Lüker and I. S. Técnico, “A short history of ferroelectricity.”
- [5] M. Soenen, “La pharmacie à la rochelle. les seignettes et le sel polychreste,” 1910.
- [6] D. Brewster, *Observations on the pyro-electricity of minerals.* William Blackwood, 1824, includes bibliographical references.
- [7] J. Curie and P. Curie, “Développement par compression de l’électricité polaire dans les cristaux hémihédres à faces inclinées,” *Bulletin de la Société minéralogique de France*, vol. 3, pp. 90–93, 1880.
- [8] J. Valasek, “Piezo-electric and allied phenomena in rochelle salt,” *Phys. Rev.*, vol. 17, pp. 475–481, Apr 1921. [Online]. Available: <https://link.aps.org/doi/10.1103/PhysRev.17.475>
- [9] E. Schrödinger, “Studien uber kinetik der dielektrika, den schmelzpunkt, pyro- und piezoelektrizitat,” *Aus dem II. Physikalischen Institut der k. k. Universität in Wien.*, 1912.
- [10] J. Valasek, “Piezo-electric activity of rochelle salt under various conditions,” *Phys. Rev.*, vol. 19, pp. 478–491, May 1922. [Online]. Available: <https://link.aps.org/doi/10.1103/PhysRev.19.478>
- [11] G. Busch and P. Scherrer, “Eine neue seignette-elektrische substanz,” *Naturwissenschaften*, vol. 23, p. 737, 1935. [Online]. Available: <https://doi.org/10.1007/BF01498152>
- [12] K. M. Rabe, C. H. Ahn, and J.-M. Triscone, Eds., *Physics of Ferroelectrics: A Modern Perspective*, applied physics ed. Springer, 2007, vol. 105.
- [13] H. Thurnauer and J. Deaderick, “Insulating material,” p. 588, 1947.
- [14] M. Acosta, N. Novak, V. Rojas, S. Patel, R. Vaish, J. Koruza, G. A. Rossetti, and J. Rödel, “Batio3-based piezoelectrics: Fundamentals, current status, and perspectives,” 12 2017.
- [15] W. Forrester and R. Hinde, “Crystal structure of barium titanate,” *Nature*, vol. 156, no. 3954, pp. 177–177, 1945.
- [16] C. A. Randall, S. Wang, D. Laubscher, J. P. Dougherty, and W. Huebner, “Structure property relationships in core-shell batio3–lif ceramics,” *Journal of materials research*, vol. 8, no. 4, pp. 871–879, 1993.
- [17] H. F. Kay and P. Vousden, “Xcv. symmetry changes in barium titanate at low temperatures and their relation to its ferroelectric properties,” *The London, Edinburgh, and Dublin Philosophical Magazine and Journal of Science*, vol. 40, no. 309, pp. 1019–1040, 1949.
- [18] G. Shirane and A. Takeda, “Phase transitions in solid solutions of pbzro3 and pbtio3 (i) small concentrations of pbtio3,” *Journal of the Physical Society of Japan*, vol. 7, no. 1, pp. 5–11, 1952.
- [19] L. Egerton and D. M. Dillon, “Piezoelectric and dielectric properties of ceramics in the system potassium—sodium niobate,” *Journal of the American Ceramic Society*, vol. 42, no. 9, pp. 438–442, 1959.
- [20] T. S. Böske, J. Müller, D. Bräuhaus, U. Schröder, and U. Böttger, “Ferroelectricity in hafnium oxide thin films,” *Applied Physics Letters*, vol. 99, no. 10, p. 102903, 2011.
- [21] J. Müller, T. Böske, S. Müller, E. Yurchuk, P. Polakowski, J. Paul, D. Martin, T. Schenk, K. Khullar, A. Kersch *et al.*, “Ferroelectric hafnium oxide: A cmos-compatible and highly scalable approach to future ferroelectric memories,” in *2013 IEEE International Electron Devices Meeting*. IEEE, 2013, pp. 10–8.
- [22] Y. R. F. M. K. S. T. K. Sourav De, Maximilian Lederer, “Roadmap for ferroelectric memory: Challenges and opportunities for imc applications,” in *International SoC Design Conference (ISOCC)*, 2022.

- [23] D. Hessler, R. Olivo, K. Seidel, R. Hoffmann, S. De, and Y. Raffel, “Dopant-dependent flicker noise of hafnium oxide ferroelectric field effect transistor,” in *IEEE Electron Devices Technology and Manufacturing Conference (EDTM)*, 2024.
- [24] Y. Raffel, M. Drescher, R. Olivo, M. Lederer, R. Hoffmann, L. Pirro, T. Chohan, T. Kämpfe, K. Seidel, S. De *et al.*, “Three level charge pumping on dielectric hafnium oxide gate,” in *IEEE International Integrated Reliability Workshop, IIRW*, 2022.
- [25] J. Müller, T. Böske, D. Bräuhaus, U. Schröder, U. Böttger, J. Sundqvist, P. Kücher, T. Mikolajick, and L. Frey, “Ferroelectric zr0. 5hf0. 5o2 thin films for nonvolatile memory applications,” *Applied Physics Letters*, vol. 99, no. 11, 2011.
- [26] M. Rana Sk, S. Roy, M. Lederer, Y. Raffel, L. Pirro, T. Chohan, K. Seidel, S. De, and B. Chakrabarti, “Spike-time dependent plasticity in hfo2-based ferroelectric fet synapses,” in *IEEE Electron Devices Technology and Manufacturing Conference (EDTM)*, 2024.
- [27] J. Müller, U. Schröder, T. Böske, I. Müller, U. Böttger, L. Wilde, J. Sundqvist, M. Lemberger, P. Kücher, T. Mikolajick *et al.*, “Ferroelectricity in yttrium-doped hafnium oxide,” *Journal of Applied Physics*, vol. 110, no. 11, 2011.
- [28] S. Majumdar, “From synaptic to neuronal functionality using ferroelectric tunnel junctions,” in *2020 MRS Virtual Spring/Fall Meeting & Exhibit: Online*, 2020.
- [29] J. Muller, T. S. Boscke, U. Schroder, S. Mueller, D. Brauhaus, U. Bottger, L. Frey, and T. Mikolajick, “Ferroelectricity in simple binary zro2 and hfo2,” *Nano letters*, vol. 12, no. 8, pp. 4318–4323, 2012.
- [30] S. Majumdar, B. Chen, Q. H. Qin, H. S. Majumdar, and S. van Dijken, “Electrode dependence of tunneling electroresistance and switching stability in organic ferroelectric p (vdf-trfe)-based tunnel junctions,” *Advanced Functional Materials*, vol. 28, no. 15, p. 1703273, 2018.
- [31] S. De, C.-Y. Cho, T. Ali, W. Banerjee, L. P. Ramirez, N. Barrett, S. Majumder, and T.-H. Hou, “Perspective roadmap of advanced hfo2-based ferroelectric field effect transistors,” in *IEEE Electron Devices Technology and Manufacturing Conference (EDTM)*, 2024.
- [32] D. Jagga, S. De, and A. Useinov, “Wkb model of ferroelectric tunnel junctions for memory applications: voltage-dependent screening and electrostriction effects,” in *IEEE Electron Devices Technology and Manufacturing Conference (EDTM)*, 2024.
- [33] S. Majumdar, H. Tan, Q. H. Qin, and S. van Dijken, “Energy-efficient organic ferroelectric tunnel junction memristors for neuromorphic computing,” *Advanced Electronic Materials*, vol. 5, no. 3, p. 1800795, 2019.
- [34] M. Lederer, R. Olivo, N. Yadav, S. De, K. Seidel, L. M. Eng, and T. Kämpfe, “Spice compatible semi-empirical compact model for ferroelectric hysteresis,” *Solid-State Electronics*, vol. 199, p. 108501, 2023.
- [35] T. Boescke, J. Heitmann, and U. Schroder, “Integrated circuit with dielectric layer,” Patent US7 709 359B2, Sep. 5, 2007. [Online]. Available: <https://patents.google.com/patent/US7709359B2>
- [36] D. Zhao, Z. Chen, and X. Liao, “Microstructural evolution and ferroelectricity in hfo<sub>2</sub> films,” *Microstructures*, vol. 2, no. 2, 2022. [Online]. Available: <https://www.oaepublish.com/articles/microstructures.2021.11>
- [37] X. Sang, E. D. Grimley, T. Schenk, U. Schröder, and J. M. LeBeau, “On the structural origins of ferroelectricity in HfO<sub>2</sub> thin films,” *Applied Physics Letters*, vol. 106, no. 16, p. 162905, 2015.
- [38] S. Thunder, P. Pal, Y.-H. Wang, and P.-T. Huang, “Ultra low power 3d-embedded convolutional neural network cube based on -igzo nanosheet and bi-layer resistive memory,” in *2021 International Conference on IC Design and Technology (ICICDT)*, 2021, pp. 1–4.
- [39] P. Pal, K.-J. Lee, S. Thunder, S. De, P.-T. Huang, T. Kämpfe, and Y.-H. Wang, “Bending resistant multibit memristor for flexible precision inference engine application,” *IEEE Transactions on Electron Devices*, vol. 69, no. 8, pp. 4737–4743, 2022.
- [40] Q. Wan, M. T. Sharbati, J. R. Erickson, Y. Du, and F. Xiong, “Emerging Artificial Synaptic Devices for Neuromorphic Computing,” 2019.
- [41] S. Choi, S. H. Tan, Z. Li, Y. Kim, C. Choi, P. Y. Chen, H. Yeon, S. Yu, and J. Kim, “SiGe epitaxial memory for neuromorphic computing with reproducible high performance based on engineered dislocations,” *Nature Materials*, vol. 17, no. 4, 2018.

- [42] A. P. Huang, Z. Yang, and P. K. Chu, “Hafnium-based high-k gate dielectrics,” *Advances in solid state circuits technologies*, pp. 333–350, 2010.
- [43] M. M. Frank, S. Kim, S. L. Brown, J. Bruley, M. Copel, M. Hopstaken, M. Chudzik, and V. Narayanan, “Scaling the mosfet gate dielectric: From high-k to higher-k?” *Microelectronic Engineering*, vol. 86, no. 7-9, pp. 1603–1608, 2009.
- [44] S. Guha, E. Preisler, N. Bojarczuk, and M. Copel, “Materials interaction at the nanoscale in high-k metal gate stacks: the role of oxygen,” *ECS Transactions*, vol. 1, no. 5, p. 363, 2006.
- [45] L. Kang, B. H. Lee, W.-J. Qi, Y. Jeon, R. Nieh, S. Gopalan, K. Onishi, and J. C. Lee, “Electrical characteristics of highly reliable ultrathin hafnium oxide gate dielectric,” *IEEE Electron Device Letters*, vol. 21, no. 4, pp. 181–183, 2000.
- [46] L. Kang, K. Onishi, Y. Jeon, B. H. Lee, C. Kang, W.-J. Qi, R. Nieh, S. Gopalan, R. Choi, and J. C. Lee, “Mosfet devices with polysilicon on single-layer hfo/sub 2/high-k dielectrics,” in *International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No. 00CH37138)*. IEEE, 2000, pp. 35–38.
- [47] M. R. Sk, S. Pande, F. Müller, Y. Raffel, M. Lederer, L. Pirro, S. Beyer, K. Seidel, T. Kämpfe, S. De, and B. Chakrabarti, “Fixed charges at the hfo2/sio2 interface: Impact on the memory window of fefet,” *Memories - Materials, Devices, Circuits and Systems*, vol. 4, p. 100050, 2023. [Online]. Available: <https://www.sciencedirect.com/science/article/pii/S2773064623000270>
- [48] K. Seidel, D. Lehninger, F. Müller, Y. Raffel, A. Sünbül, R. Revello, S. De, R. Hoffmann, T. Kämpfe, and M. Lederer, “Hafnium oxide-based ferroelectric memories: Are we ready for application?” in *2023 IEEE International Memory Workshop (IMW)*, 2023, pp. 1–4.
- [49] J.-H. Hsuen, M. Lederer, L. Kerkhofs, Y. Raffel, L. Pirro, T. Chohan, T. Kämpfe, S. De, and T.-L. Wu, “Demonstration of large polarization in si-doped hfo2 metal-ferroelectric-insulator-semiconductor capacitors with good endurance and retention,” in *2023 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA)*, 2023.
- [50] H. Bohuslavskyi, K. Grigoras, M. Ribeiro, M. Prunnila, and S. Majumdar, “Ferroelectric hf0.5zr0.5o2 for analog memory and in-memory computing applications down to deep cryogenic temperatures,” *Advanced Electronic Materials*, vol. n/a, no. n/a, p. 2300879. [Online]. Available: <https://onlinelibrary.wiley.com/doi/abs/10.1002/aelm.202300879>
- [51] S. Majumdar and I. Zempakis, “Back-end and flexible substrate compatible analog ferroelectric field-effect transistors for accurate online training in deep neural network accelerators,” *Advanced Intelligent Systems*, vol. 5, no. 11, p. 2300391, 2023. [Online]. Available: <https://onlinelibrary.wiley.com/doi/abs/10.1002/aisy.202300391>
- [52] S. Majumdar, “An efficient deep neural network accelerator using controlled ferroelectric domain dynamics,” *Neuromorphic Computing and Engineering*, vol. 2, no. 4, p. 041001, 2022.
- [53] Y. Wang, Q. Zhong, Z. Gao, Y. Zheng, T. Xin, C. Liu, Y. Xu, Y. Zheng, and Y. Cheng, “Texture in atomic layer deposited hf0.5zr0.5o2 ferroelectric thin films,” *Ceramics International*, 2024. [Online]. Available: <https://www.sciencedirect.com/science/article/pii/S0272884224007028>
- [54] M. Lederer, D. Lehninger, T. Ali, and T. Kämpfe, “Review on the microstructure of ferroelectric hafnium oxides,” *physica status solidi (RRL) – Rapid Research Letters*, vol. 16, no. 10, p. 2200168, 2022. [Online]. Available: <https://onlinelibrary.wiley.com/doi/abs/10.1002/pssr.202200168>
- [55] M. Thesberg, M. N. K. Alam, B. Truijen, B. Kaczer, P. J. Roussel, Z. Stanojević, O. Baumgartner, F. Schanovsky, M. Karner, and H. Kosina, “On the modeling of polycrystalline ferroelectric thin films: Landau-based models versus monte carlo-based models versus experiment,” *IEEE Transactions on Electron Devices*, vol. 69, no. 6, pp. 3105–3112, 2022.
- [56] J. Y. Park, D.-H. Choe, D. H. Lee, G. T. Yu, K. Yang, S. H. Kim, G. H. Park, S.-G. Nam, H. J. Lee, S. Jo, B. J. Kuh, D. Ha, Y. Kim, J. Heo, and M. H. Park, “Revival of ferroelectric memories based on emerging fluorite-structured ferroelectrics,” *Advanced Materials*, vol. 35, no. 43, p. 2204904. [Online]. Available: <https://onlinelibrary.wiley.com/doi/abs/10.1002/adma.202204904>
- [57] M. H. Park, Y. H. Lee, T. Mikolajick, U. Schroeder, and C. S. Hwang, “Review and perspective on ferroelectric hfo2-based thin films for memory applications,” *Mrs Communications*, vol. 8, no. 3, pp. 795–808, 2018.

- [58] M. H. Park, Y. H. Lee, H. J. Kim, T. Schenk, W. Lee, K. D. Kim, F. P. G. Fengler, T. Mikolajick, U. Schröder, and C. S. Hwang, “Surface and grain boundary energy as the key enabler of ferroelectricity in nanoscale hafnia-zirconia: A comparison of model and experiment,” *Nanoscale*, vol. 9, no. 28, pp. 9973–9986, 2017.
- [59] M. H. Park, Y. H. Lee, T. Mikolajick, U. Schröder, and C. S. Hwang, “Thermodynamic and Kinetic Origins of Ferroelectricity in Fluorite Structure Oxides,” *Advanced Electronic Materials*, vol. 99, p. 1800522, 2018.
- [60] M. Hyuk Park, H. Joon Kim, Y. Jin Kim, W. Lee, T. Moon, and C. Seong Hwang, “Evolution of phases and ferroelectric properties of thin hfo<sub>2</sub>/zro<sub>2</sub> films according to the thickness and annealing temperature,” *Applied Physics Letters*, vol. 102, no. 24, p. 242905, 2013. [Online]. Available: <https://doi.org/10.1063/1.4811483>
- [61] T. D. Huan, V. Sharma, G. A. Rossetti, and R. Ramprasad, “Pathways towards ferroelectricity in hafnia,” *Phys. Rev. B*, vol. 90, p. 064111, Aug 2014. [Online]. Available: <https://link.aps.org/doi/10.1103/PhysRevB.90.064111>
- [62] S. Müller, J. Müller, A. Singh, S. Riedel, J. Sundqvist, U. Schröder, and T. Mikolajick, “Incipient Ferroelectricity in Al-Doped HfO<sub>2</sub> Thin Films,” *Advanced Functional Materials*, vol. 22, no. 11, pp. 2412–2417, 2012.
- [63] U. Schroeder, C. Richter, M. H. Park, T. Schenk, M. Pešić, M. Hoffmann, F. P. G. Fengler, D. Pohl, B. Rellinghaus, C. Zhou, C.-C. Chung, J. L. Jones, and T. Mikolajick, “Lanthanum-Doped Hafnium Oxide: A Robust Ferroelectric Material,” *Inorganic Chemistry*, vol. 57, no. 5, pp. 2752–2765, 2018. [Online]. Available: <https://doi.org/10.1021/acs.inorgchem.7b03149>
- [64] F. Mehmood, T. Mikolajick, and U. Schroeder, “Lanthanum doping induced structural changes and their implications on ferroelectric properties of hflxrxo<sub>2</sub> thin film,” *Applied Physics Letters*, vol. 117, no. 9, p. 092902, 2020. [Online]. Available: <https://doi.org/10.1063/5.0021007>
- [65] T. S. Bösecke, S. Teichert, D. Bräuhäus, J. Müller, U. Schröder, U. Böttger, and T. Mikolajick, “Phase transitions in ferroelectric silicon doped hafnium oxide,” *Applied Physics Letters*, vol. 99, no. 11, p. 112904, 09 2011. [Online]. Available: <https://doi.org/10.1063/1.3636434>
- [66] S. Mueller, C. Adelman, A. Singh, S. V. Elshocht, U. Schroeder, and T. Mikolajick, “Ferroelectricity in Gd-Doped {HfO}<sub>2</sub>Thin Films,” *{ECS} Journal of Solid State Science and Technology*, vol. 1, no. 6, pp. N123—N126, 2012. [Online]. Available: <https://doi.org/10.1149%2F2.002301jss>
- [67] M. Hoffmann, T. Schenk, I. Kulemanov, C. Adelman, M. Popovici, U. Schroeder, and T. Mikolajick, “Low Temperature Compatible Hafnium Oxide Based Ferroelectrics,” *Ferroelectrics*, vol. 480, no. 1, pp. 16–23, 2015. [Online]. Available: <https://doi.org/10.1080/00150193.2015.1012401>
- [68] U. Schröder, E. Yurchuk, J. Müller, D. Martin, T. Schenk, P. Polakowski, C. Adelman, M. I. Popovici, S. V. Kalinin, and T. Mikolajick, “Impact of different dopants on the switching properties of ferroelectric hafniumoxide,” *Japanese Journal of Applied Physics*, vol. 53, no. 8S1, p. 08LE02, 2014. [Online]. Available: <http://stacks.iop.org/1347-4065/53/i=8S1/a=08LE02>
- [69] D. Lehniger, A. Prabhu, A. Sünbül, T. Ali, F. Schöne, T. Kämpfe, K. Biedermann, L. Roy, K. Seidel, M. Lederer, and L. M. Eng, “Ferroelectric [hfo<sub>2</sub>/zro<sub>2</sub>] superlattices with enhanced polarization, tailored coercive field, and improved high temperature reliability,” *Advanced Physics Research*, vol. 2, no. 9, p. 2200108, 2023. [Online]. Available: <https://onlinelibrary.wiley.com/doi/abs/10.1002/apxr.202200108>
- [70] K. Ni, J. Smith, H. Ye, B. Grisafe, G. B. Rayner, A. Kummel, and S. Datta, “A novel ferroelectric superlattice based multi-level cell non-volatile memory,” in *2019 IEEE International Electron Devices Meeting (IEDM)*, 2019, pp. 28.8.1–28.8.4.
- [71] H. Aramberri, N. S. Fedorova, and J. Íñiguez, “Ferroelectric/paraelectric superlattices for energy storage,” *Science Advances*, vol. 8, no. 31, p. eabn4880, 2022. [Online]. Available: <https://www.science.org/doi/abs/10.1126/sciadv.abn4880>
- [72] C.-Y. Liao, Z.-F. Lou, C.-Y. Lin, A. Senapati, R. Karmakar, K.-Y. Hsiang, Z.-X. Li, W.-C. Ray, J.-Y. Lee, P.-H. Chen, F.-S. Chang, H.-H. Tseng, C.-C. Wang, J.-H. Tsai, Y.-T. Tang, S. T. Chang, C. W. Liu, S. Maikap, and M. H. Lee, “Superlattice hfo<sub>2</sub>-zro<sub>2</sub> based ferro-stack hfo<sub>2</sub> fefets: Homogeneous-domain merits ultra-low error, low programming voltage 4 v and robust endurance 109 cycles for multibit nvm,” in *2022 International Electron Devices Meeting (IEDM)*, 2022, pp. 36.6.1–36.6.4.
- [73] T. Mimura, T. Shimizu, H. Uchida, and H. Funakubo, “Room-temperature deposition of ferroelectric HfO<sub>2</sub>-based films by the sputtering method,” *Applied Physics Letters*, vol. 116, no. 6, p. 062901, 02 2020. [Online]. Available: <https://doi.org/10.1063/1.5140612>

- [74] T. Mittmann, M. Materano, P. D. Lomenzo, M. H. Park, I. Stolichnov, M. Cavaliere, C. Zhou, C.-C. Chung, J. L. Jones, T. Szyjka, M. Müller, A. Kersch, T. Mikolajick, and U. Schroeder, "Origin of ferroelectric phase in undoped hfo2 films deposited by sputtering," *Advanced Materials Interfaces*, vol. 6, no. 11, p. 1900042, 2019. [Online]. Available: <https://onlinelibrary.wiley.com/doi/abs/10.1002/admi.201900042>
- [75] S. De, B.-H. Qiu, W.-X. Bu, M. A. Baig, P.-J. Sung, C.-J. Su, Y.-J. Lee, and D. D. Lu, "Uniform crystal formation and electrical variability reduction in hafnium-oxide-based ferroelectric memory by thermal engineering," *ACS Applied Electronic Materials*, vol. 3, pp. 619–628, 2021. [Online]. Available: <https://doi.org/10.1021/acsaelm.0c00610>
- [76] T. Ali, R. Olivo, S. Kerdilx00E8;s, D. Lehninger, M. Lederer, D. Sourav, A.-S. Royet, A. Sx00FC;nbx00FC;l, A. Prabhu, K. Kx00FC;hnel, M. Czernohorsky, M. Rudolph, R. Hoffmann, C. Charpin-Nicolle, L. Grenouillet, T. Kx00E4;mpfe, and K. Seidel, "Study of nanosecond laser annealing on silicon doped hafnium oxide film crystallization and capacitor reliability," in *2022 IEEE International Memory Workshop (IMW)*, 2022, pp. 1–4.
- [77] M. Pešić, F. P. G. Fengler, L. Larcher, A. Padovani, T. Schenk, E. D. Grimley, X. Sang, J. M. LeBeau, S. Slesazek, U. Schroeder, and T. Mikolajick, "Physical mechanisms behind the field-cycling behavior of hfo2-based ferroelectric capacitors," *Advanced Functional Materials*, vol. 26, no. 25, pp. 4601–4612, 2016. [Online]. Available: <https://onlinelibrary.wiley.com/doi/abs/10.1002/adfm.201600590>
- [78] M. H. Park, H. J. Kim, Y. J. Kim, Y. H. Lee, T. Moon, K. D. Kim, S. D. Hyun, F. Fengler, U. Schroeder, and C. S. Hwang, "Effect of Zr Content on the Wake-Up Effect in Hf1-xZrxO2 Films," *ACS Applied Materials & Interfaces*, vol. 8, no. 24, pp. 15 466–15 475, 2016. [Online]. Available: <https://doi.org/10.1021/acсами.6b03586>
- [79] H. J. Kim, M. H. Park, Y. J. Kim, Y. H. Lee, T. Moon, K. D. Kim, S. D. Hyun, and C. S. Hwang, "A study on the wake-up effect of ferroelectric Hf0.5Zr0.5O2 films by pulse-switching measurement," *Nanoscale*, vol. 8, no. 3, pp. 1383–1389, 2016. [Online]. Available: <http://dx.doi.org/10.1039/C5NR05339K>
- [80] D. Zhou, J. Xu, Q. Li, Y. Guan, F. Cao, X. Dong, J. Müller, T. Schenk, and U. Schröder, "Wake-up effects in si-doped hafnium oxide ferroelectric thin films," *Applied Physics Letters*, vol. 103, no. 19, p. 192904, 2013. [Online]. Available: <https://doi.org/10.1063/1.4829064>
- [81] H.-H. Huang, C.-Y. Cho, T.-Y. Lin, T.-S. Huang, M.-H. Wu, I.-T. Wang, Y.-K. Chang, C.-H. Chou, P.-J. Liao, H.-Y. Yang, Y.-D. Lin, P.-C. Yeh, S.-S. Sheu, and T.-H. Hou, "Modeling fatigue-breakdown dilemma in ferroelectric hf0.5 zr0.5 o2 and optimized programming strategies," in *2022 International Electron Devices Meeting (IEDM)*, 2022, pp. 13.5.1–13.5.4.
- [82] F. Mehmood, T. Mikolajick, and U. Schroeder, "Wake-up mechanisms in ferroelectric lanthanum-doped hf0.5zr0.5o2 thin films," *physica status solidi (a)*, vol. 217, no. 22, p. 2000281, 2020. [Online]. Available: <https://onlinelibrary.wiley.com/doi/abs/10.1002/pssa.202000281>
- [83] M. Lederer, T. Kämpfe, N. Vogel, D. Utes, B. Volkmann, T. Ali, R. Olivo, J. Müller, S. Beyer, M. Trentzsch, K. Seidel, and L. M. Eng, "Structural and Electrical Comparison of Si and Zr Doped Hafnium Oxide Thin Films and Integrated FeFETs Utilizing Transmission Kikuchi Diffraction," *Nanomaterials (Basel, Switzerland)*, vol. 10, no. 2, p. 384, 2020.
- [84] C.-Y. Cho, T.-Y. Chao, T.-Y. Lin, I.-T. Wang, Y.-S. Chen, Y.-C. Ong, Y.-D. Lin, P.-C. Yeh, S.-S. Sheu, and T.-H. Hou, "Wake-up of ultrathin ferroelectric hf0.5zr0.5o2: The origin and physical modeling," in *2023 International Electron Devices Meeting (IEDM)*, 2023, pp. 1–4.
- [85] M. Lederer, R. Olivo, D. Lehninger, S. Abdulazhanov, T. Kämpfe, S. Kirbach, C. Mart, K. Seidel, and L. M. Eng, "On the Origin of Wake-Up and Antiferroelectric-Like Behavior in Ferroelectric Hafnium Oxide," *physica status solidi (RRL)*, vol. 15, no. 5, p. 2100086, 2021.
- [86] C.-Y. Cho, T.-Y. Chao, T.-Y. Lin, I.-T. Wang, S. De, Y.-S. Chen, Y.-C. Ong, Y.-D. Lin, P.-C. Yeh, and T.-H. Hou, "Unraveling the wake-up mechanism in ultrathin ferroelectric hf0.5 zr0.5o: Interfacial layer soft breakdown and physical modeling," *IEEE Transactions on Electron Devices*, vol. 71, no. 5, pp. 3365–3370, 2024.
- [87] C.-Y. Chiu, S. De, C.-Y. Cho, and T.-H. Hou, "Trade-off between thermal budget and thickness scaling: A bottleneck on quest for beol compatible ultra-thin ferroelectric films sub-5nm," in *IEEE Electron Devices Technology and Manufacturing Conference (EDTM)*, 2024.
- [88] S. S. Cheema, D. Kwon, N. Shanker, R. dos Reis, S.-L. Hsu, J. Xiao, H. Zhang, R. Wagner, A. Datar, M. R. McCarter, C. R. Serrao, A. K. Yadav, G. Karbasian, C.-H. Hsu, A. J. Tan, L.-C. Wang, V. Thakare, X. Zhang, A. Mehta, E. Karapetrova, R. V. Chopdekar, P. Shafer, E. Arenholz, C. Hu, R. Proksch, R. Ramesh, J. Ciston, and S. Salahuddin, "Enhanced ferroelectricity in ultrathin films grown directly on silicon," *Nature*, vol. 580, pp. 478–482, 2020. [Online]. Available: <https://doi.org/10.1038/s41586-020-2208-x>



- [89] Z. Zhou, L. Jiao, J. Zhou, Z. Zheng, Y. Chen, K. Han, Y. Kang, and X. Gong, "Inversion-type ferroelectric capacitive memory and its 1-kbit crossbar array," *IEEE Transactions on Electron Devices*, vol. 70, no. 4, pp. 1641–1647, 2023.
- [90] Y.-C. Luo, A. Lu, J. Hur, S. Li, and S. Yu, "Design of non-volatile capacitive crossbar array for in-memory computing," in *2021 IEEE International Memory Workshop (IMW)*, 2021, pp. 1–4.
- [91] S. Mukherjee, J. Bizindavyi, S. Clima, M. I. Popovici, X. Piao, K. Katcko, F. Catthoor, S. Yu, V. V. Afanas'ev, and J. Van Houdt, "Capacitive memory window with non-destructive read in ferroelectric capacitors," *IEEE Electron Device Letters*, vol. 44, no. 7, pp. 1092–1095, 2023.
- [92] K.-Y. Hsiang, J.-Y. Lee, F.-S. Chang, Z.-F. Lou, Z.-X. Li, Z.-H. Li, J.-H. Chen, C. W. Liu, T.-H. Hou, and M. H. Lee, "Feram recovery up to 200 periods with accumulated endurance 1012 cycles and an applicable array circuit toward unlimited envm operations," in *2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)*, 2023, pp. 1–2.
- [93] J. Hur, Y.-C. Luo, Z. Wang, W. Shim, A. I. Khan, and S. Yu, "A technology path for scaling embedded feram to 28nm with 2t1c structure," in *2021 IEEE International Memory Workshop (IMW)*, 2021, pp. 1–4.
- [94] X. Ma, S. Deng, J. Wu, Z. Zhao, D. Lehninger, T. Ali, K. Seidel, S. De, X. He, Y. Chen, H. Yang, V. Narayanan, S. Datta, T. Kämpfe, Q. Luo, K. Ni, and X. Li, "A 2-transistor-2-capacitor ferroelectric edge compute-in-memory scheme with disturb-free inference and high endurance," *IEEE Electron Device Letters*, vol. 44, no. 7, pp. 1088–1091, 2023.
- [95] S. Slesazeck, T. Ravsher, V. Havel, E. T. Breyer, H. Mulaosmanovic, and T. Mikolajick, "A 2tnc ferroelectric memory gain cell suitable for compute-in-memory and neuromorphic application," in *2019 IEEE International Electron Devices Meeting (IEDM)*, 2019, pp. 38.6.1–38.6.4.
- [96] J. Okuno, T. Kunihiro, K. Konishi, H. Maemura, Y. Shuto, F. Sugaya, M. Materano, T. Ali, K. Kuehnel, K. Seidel, U. Schroeder, T. Mikolajick, M. Tsukamoto, and T. Umebayashi, "Soc compatible 1t1c feram memory array based on ferroelectric hfo<sub>2</sub>si," in *2020 IEEE Symposium on VLSI Technology*, 2020, pp. 1–2.
- [97] T. Francois, J. Coignus, A. Makosiej, B. Giraud, C. Carabasse, J. Barbot, S. Martin, N. Castellani, T. Magis, H. Grampeix, S. Van Duijn, C. Mounet, P. Chiquet, U. Schroeder, S. Slesazeck, T. Mikolajick, E. Nowak, M. Bocquet, N. Barrett, F. Andrieu, and L. Grenouillet, "16kbit hfo<sub>2</sub>:si-based 1t-1c feram arrays demonstrating high performance operation and solder reflow compatibility," in *2021 IEEE International Electron Devices Meeting (IEDM)*, 2021, pp. 33.1.1–33.1.4.
- [98] Q. Wu, Y. Cao, Q. Luo, H. Jiang, Z. Han, Y. Han, C. Dou, H. Lv, Q. Liu, J. Yang, and M. Liu, "A 9-mb hzo-based embedded feram with 10-cycle endurance and 5/7-ns read/write using ecc-assisted data refresh and offset-canceled sense amplifier," *IEEE Journal of Solid-State Circuits*, vol. 59, no. 1, pp. 208–218, 2024.
- [99] S. De, H.-H. Le, B.-H. Qiu, M. A. Baig, P.-J. Sung, C.-J. Su, Y.-J. Lee, and D. D. Lu, "Robust binary neural network operation from 233 k to 398 k via gate stack and bias optimization of ferroelectric finfet synapses," *IEEE Electron Device Letters*, vol. 42, no. 8, pp. 1144–1147, 2021.
- [100] Z. Weng, Y. Qu, Z. Lan, J. Liu, M. Su, J. Li, Y. Ding, C. Lee, L. Zhao, and Y. Zhao, "Wake-up free la-doped hfo<sub>2</sub>-zro<sub>2</sub> ferroelectrics achieved with an atomic layer-specific doping technique," *IEEE Electron Device Letters*, vol. 43, no. 10, pp. 1665–1668, 2022.
- [101] S. C. Chang, N. Haratipour, S. Shivaraman, C. Neumann, S. Atanasov, J. Peck, N. Kabir, I. C. Tung, H. Liu, B. Krist, A. Oni, S. Sung, B. Doyle, G. Allen, C. Engel, A. Roy, T. Hoff, H. Li, F. Hamzaoglu, R. Bristol, M. Radosavljevic, B. Turkot, M. Metz, I. Young, J. Kavalieros, and U. Avci, "Feram using anti-ferroelectric capacitors for high-speed and high-density embedded memory," in *2021 IEEE International Electron Devices Meeting (IEDM)*, 2021, pp. 33.2.1–33.2.4.
- [102] J. Okuno, T. Kunihiro, K. Konishi, Y. Shuto, F. Sugaya, M. Materano, T. Ali, M. Lederer, K. Kuehnel, K. Seidel, T. Mikolajick, U. Schroeder, M. Tsukamoto, and T. Umebayashi, "Reliability study of 1t1c feram arrays with hfo<sub>2</sub>si thickness scaling," *IEEE Journal of the Electron Devices Society*, vol. 10, pp. 778–783, 2022.
- [103] Y.-H. Lin, W.-C. Chen, P.-H. Chen, C.-Y. Lin, K. Chang, Y.-C. Chang, C. H. Yeh, C.-Y. Lin, F.-Y. Jin, K.-H. Chen, T.-T. Kuo, W.-C. Hung, Y.-H. Lee, J. Lin, and T. Chang, "Effect of deposition temperature on electrical properties of one-transistor-one-capacitor (1t1c) feram devices," *Applied Physics Letters*, vol. 117, p. 023502, 2020. [Online]. Available: <https://api.semanticscholar.org/CorpusID:225543180>

- [104] J. Okuno, T. Yonai, T. Kunihiro, Y. Shuto, R. Alcalá, M. Lederer, K. Seidel, T. Mikolajick, U. Schroeder, M. Tsukamoto, and T. Umebayashi, "Investigation of recovery phenomena in  $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ -based  $1\text{T}1\text{C}$  feram," *IEEE Journal of the Electron Devices Society*, vol. 11, pp. 43–46, 2023.
- [105] H. Jiao, X. Wang, S. Wu, Y. Chen, J. Chu, and J. Wang, "Ferroelectric field effect transistors for electronics and optoelectronics," *Applied Physics Reviews*, vol. 10, no. 1, p. 011310, 02 2023. [Online]. Available: <https://doi.org/10.1063/5.0090120>
- [106] J. Morton, "Electrical switching and storage," *USA Patent A*, no. 2791761, 1957.
- [107] M. ROSS, "Semiconductive translating device," 1957, uS Patent no. 2,791,760.
- [108] W. Brown, "Semiconductive device," *USA Patent A*, no. 2791759, 1957.
- [109] D. Looney, "Semiconductive translating device," *USA Patent A*, no. 2791758, 1957.
- [110] J. Moll and Y. Tarui, "A new solid state memory resistor," *IEEE Transactions on Electron Devices*, vol. 10, no. 5, pp. 338–338, 1963.
- [111] S. De, Y. Raffel, S. Thunder, M. Lederer, F. Müller, and T. Kämpfe, "28nm high-k-metal gate ferroelectric field effect transistors based artificial synapses," in *International Electron Devices & Materials Symposium 2022, IEDMS2022*, 2022.
- [112] S. De, F. Müller, H.-H. Le, M. Lederer, Y. Raffel, T. Ali, D. Lu, and T. Kämpfe, "Read-optimized 28nm hkmg multibit fefet synapses for inference-engine applications," *IEEE Journal of the Electron Devices Society*, vol. 10, pp. 637–641, 2022.
- [113] K. Toprasertpong, M. Takenaka, and S. Takagi, "Direct observation of interface charge behaviors in fefet by quasi-static split c-v and hall techniques: Revealing fefet operation," in *2019 IEEE International Electron Devices Meeting (IEDM)*, 2019, pp. 23.7.1–23.7.4.
- [114] Y. Raffel, S. Thunder, M. Lederer, R. Olivo, R. Hoffmann, L. Pirro, S. Beyer, T. Chohan, P.-T. Huang, S. De, T. Kämpfe, K. Seidel, and J. Heitman, "Interfacial layer engineering to enhance noise immunity of fefets for imc applications," in *2022 International Conference on IC Design and Technology (ICICDT)*, 2022, pp. 8–11.
- [115] M. R. Sk, S. Pande, F. Müller, Y. Raffel, M. Lederer, L. Pirro, S. Beyer, K. Seidel, T. Kämpfe, S. De, and B. Chakrabarti, "Fixed charges at the  $\text{HfO}_2/\text{SiO}_2$  interface: Impact on the memory window of fefet," *Memories - Materials, Devices, Circuits and Systems*, vol. 4, p. 100050, 2023. [Online]. Available: <https://www.sciencedirect.com/science/article/pii/S2773064623000270>
- [116] T. Jung, B. O'Sullivan, N. Ronchi, D. Linten, C. Shin, and J. V. Houdt, "Impact of interface layer on charge trapping in  $\text{Si:HfO}_2$  based fefet," in *2020 IEEE International Integrated Reliability Workshop (IIRW)*, 2020, pp. 1–6.
- [117] C. Woo, Y. Raffel, R. Olivo, K. Seidel, and A. Gurlo, "An experimental comparison of interface trap density in hafnium oxide-based fefets," *Memories - Materials, Devices, Circuits and Systems*, vol. 6, p. 100091, 2023. [Online]. Available: <https://www.sciencedirect.com/science/article/pii/S2773064623000683>
- [118] Y. Raffel, S. De, M. Lederer, R. R. Olivo, R. Hoffmann, S. Thunder, L. Pirro, S. Beyer, T. Chohan, T. Kämpfe, K. Seidel, and J. Heitmann, "Synergistic approach of interfacial layer engineering and read-voltage optimization in  $\text{HfO}_2$ -based fefets for in-memory-computing applications," *ACS Applied Electronic Materials*, vol. 4, no. 11, pp. 5292–5300, 2022. [Online]. Available: <https://doi.org/10.1021/acsaelm.2c00771>
- [119] Y. Raffel, R. Olivo, M. Lederer, F. Müller, R. Hoffmann, T. Ali, K. Mertens, L. Pirro, M. Drescher, S. Beyer, T. Kämpfe, K. Seidel, L. M. Eng, and J. Heitmann, "Endurance improvements and defect characterization in ferroelectric fets through interface fluorination," in *2022 IEEE International Memory Workshop (IMW)*, 2022, pp. 1–4.
- [120] A. Sunil, M. Rana SK, M. Lederer, Y. Raffel, F. Müller, R. Olivo, R. Hoffmann, K. Seidel, T. Kämpfe, B. Chakrabarti, and S. De, "Ferroelectric field effect transistors-based content-addressable storage-class memory: A study on the impact of device variation and high-temperature compatibility," *Advanced Intelligent Systems*, vol. n/a, no. n/a, p. 2300461. [Online]. Available: <https://onlinelibrary.wiley.com/doi/abs/10.1002/aisy.202300461>
- [121] F. Müller, S. De, R. Olivo, M. Lederer, A. Altawil, R. Hoffmann, T. Kämpfe, T. Ali, S. Dünkler, H. Mulaosmanovic, J. Müller, S. Beyer, K. Seidel, and G. Gerlach, "Multilevel operation of ferroelectric fet memory arrays considering current percolation paths impacting switching behavior," *IEEE Electron Device Letters*, vol. 44, no. 5, pp. 757–760, 2023.

- [122] F. Müller, S. De, M. Lederer, R. Hoffmann, R. Olivo, T. Kämpfe, K. Seidel, T. Ali, H. Mulaosmanovic, S. Dünkel, J. Müller, S. Beyer, and G. Gerlach, “Multi-level operation of ferroelectric fet memory arrays for compute-in-memory applications,” in *2023 IEEE International Memory Workshop (IMW)*, 2023, pp. 1–4.
- [123] S. De, F. Müller, N. Laleni, M. Lederer, Y. Raffel, S. Mojumder, A. Vardar, S. Abdulazhanov, T. Ali, S. Dünkel, S. Beyer, K. Seidel, and T. Kämpfe, “Demonstration of multiply-accumulate operation with 28 nm fefet crossbar array,” *IEEE Electron Device Letters*, vol. 43, no. 12, pp. 2081–2084, 2022.
- [124] V. Parmar, F. Müller, J.-H. Hsuen, S. K. Kingra, N. Laleni, Y. Raffel, M. Lederer, A. Vardar, K. Seidel, T. Soliman *et al.*, “Demonstration of differential mode fefet-array based imc-macro for realizing multi-precision mixed-signal ai accelerator,” *Advanced Intelligent System*, 2023.
- [125] V. Parmar, F. Müller, J.-H. Hsuen, S. K. Kingra, N. Laleni, Y. Raffel, M. Lederer, A. Vardar, K. Seidel, T. Ali *et al.*, “Demonstration of differential mode fefet-array for multi-precision storage and imc applications,” in *2023 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA)*, 2023.
- [126] M. R. Sk, S. Thunder, F. Müller, N. Laleni, Y. Raffel, M. Lederer, L. Pirro, T. Chohan, J.-H. Hsuen, T.-L. Wu, K. Seidel, T. Kämpfe, S. De, and B. Chakrabarti, “1f-1t array: Current limiting transistor cascoded fefet memory array for variation tolerant vector-matrix multiplication operation,” *IEEE Transactions on Nanotechnology*, vol. 22, pp. 424–429, 2023.
- [127] M. S. Rana, S. Thunder, D. Lehninger, M. Lederer, Y. Raffel, M. P M Jank, T. Kämpfe, S. De, and B. Chakrabarti, “Ferroelectric content addressable memory cells with igzo channel: Impact of retention degradation on the multibit operation,” *ACS Applied Electronics Material*, 2023.
- [128] H. Zhou, J. Ocker, A. Padovani, M. Pesic, M. Trentzsch, S. Dünkel, H. Mulaosmanovic, S. Slesazeck, L. Larcher, S. Beyer *et al.*, “Application and benefits of target programming algorithms for ferroelectric hfo 2 transistors,” in *2020 IEEE International Electron Devices Meeting (IEDM)*. IEEE, 2020, pp. 18–6.
- [129] T. Ali, K. Mertens, R. Olivo, M. Rudolph, S. Oehler, K. Kühnel, D. Lehninger, F. Müller, R. Hoffmann, P. Schramm *et al.*, “Impact of the nonlinear dielectric hysteresis properties of a charge trap layer in a novel hybrid high-speed and low-power ferroelectric or antiferroelectric hso/hzo boosted charge trap memory,” *IEEE Transactions on Electron Devices*, vol. 68, no. 4, pp. 2098–2106, 2021.
- [130] P.-Y. Chen and S. Yu, “Reliability perspective of resistive synaptic devices on the neuromorphic system performance,” in *2018 IEEE International Reliability Physics Symposium (IRPS)*. IEEE, 2018, pp. 5C–4.
- [131] K. Ni, B. Grisafe, W. Chakraborty, A. Saha, S. Dutta, M. Jerry, J. Smith, S. Gupta, and S. Datta, “In-memory computing primitive for sensor data fusion in 28 nm hkmg fefet technology,” in *2018 IEEE International Electron Devices Meeting (IEDM)*. IEEE, 2018, pp. 16–1.
- [132] M. Jerry, P.-Y. Chen, J. Zhang, P. Sharma, K. Ni, S. Yu, and S. Datta, “Ferroelectric fet analog synapse for acceleration of deep neural network training,” in *2017 IEEE international electron devices meeting (IEDM)*. IEEE, 2017, pp. 6–2.
- [133] S. De, D. D. Lu, H.-H. Le, S. Mazumder, Y.-J. Lee, W.-C. Tseng, B.-H. Qiu, M. A. Baig, P.-J. Sung, C.-J. Su *et al.*, “Ultra-low power robust 3bit/cell hf 0.5 zr 0.5 o 2 ferroelectric finfet with high endurance for advanced computing-in-memory technology,” in *2021 symposium on VLSI technology*. IEEE, 2021, pp. 1–2.
- [134] D. D. Lu, S. De, M. A. Baig, B.-H. Qiu, and Y.-J. Lee, “Computationally efficient compact model for ferroelectric field-effect transistors to simulate the online training of neural networks,” *Semiconductor Science and Technology*, vol. 35, p. 95007, 7 2020. [Online]. Available: <https://doi.org/10.1088/1361-6641/ab9bed>
- [135] S. De, M. A. Baig, B.-H. Qiu, D. Lu, P.-J. Sung, F. Hsueh, Y.-J. Lee, and C.-J. Su, “Tri-gate ferroelectric fet characterization and modelling for online training of neural networks at room temperature and 233k,” in *2020 Device Research Conference (DRC)*, 2020, pp. 1–2.
- [136] W. Huang, H. Zhu, Y. Zhang, X. Yin, X. Ai, J. Li, C. Li, Y. Li, L. Xie, Y. Liu *et al.*, “Ferroelectric vertical gate-all-around field-effect-transistors with high speed, high density, and large memory window,” *IEEE Electron Device Letters*, vol. 43, no. 1, pp. 25–28, 2021.
- [137] S. De, Y.-J. Lee, and D. D. Lu, “Alleviation of temperature variation induced accuracy degradation in ferroelectric finfet based neural network,” *arXiv e-prints*, pp. arXiv-2103, 2021.
- [138] M. A. Baig, H.-H. Le, S. De, C.-W. Chang, C.-C. Hsieh, X.-S. Huang, Y.-J. Lee, and D. D. Lu, “Compact model of retention characteristics of ferroelectric {FinFET} synapse with {MFIS} gate stack,” *Semiconductor Science and Technology*, vol. 37, p. 24001, 12 2021. [Online]. Available: <https://doi.org/10.1088/1361-6641/ac3f22>

- [139] S. De, M. A. Baig, B.-H. Qiu, H.-H. Le, Y.-J. Lee, and D. Lu, "Neuromorphic computing with fe-finfets in the presence of variation," in *2022 International Symposium on VLSI Technology, Systems and Applications (VLSI-TSA)*, 2022, pp. 1–2.
- [140] M. A. Baig, C.-J. Yeh, S.-W. Chang, B.-H. Qiu, X.-S. Huang, C.-H. Tsai, Y.-M. Chang, P.-J. Sung, C.-J. Su, T.-C. Cho, S. De, D. Lu, Y.-J. Lee, W.-H. Lee, W.-F. Wu, and W.-K. Yeh, "3-d monolithic stacking of complementary-fet on cmos for next generation compute-in-memory sram," *IEEE Journal of the Electron Devices Society*, vol. 11, pp. 107–113, 2023.
- [141] W.-H. Hsieh, Y.-R. Chen, Y.-C. Liu, Z. Zhao, J.-Y. Lee, C.-T. Tu, B.-W. Huang, J.-F. Wang, M. H. Lee, and C. W. Liu, "Interfacial-layer-free ge<sub>0.95</sub>si<sub>0.05</sub> nanosheet fefets," *IEEE Transactions on Electron Devices*, vol. 71, no. 3, pp. 1758–1763, 2024.
- [142] J.-Y. Lee, F.-S. Chang, K.-Y. Hsiang, P.-H. Chen, Z.-F. Luo, Z.-X. Li, J.-H. Tsai, C. W. Liu, and M. H. Lee, "3d stackable vertical ferroelectric tunneling junction (v-ftj) with on/off ratio 1500x, applicable cell current, self-rectifying ratio 1000x, robust endurance of 10 cycles, multilevel and demonstrated macro operation toward high-density beol nvms," in *2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)*, 2023, pp. 1–2.
- [143] K.-Y. Hsiang, C.-Y. Liao, J.-H. Liu, C.-Y. Lin, J.-Y. Lee, Z.-F. Lou, F.-S. Chang, W.-C. Ray, Z.-X. Li, H.-C. Tseng, C.-C. Wang, M. H. Liao, T.-H. Hou, and M. H. Lee, "Dielectric layer design of bilayer ferroelectric and antiferroelectric tunneling junctions toward 3d nand-compatible architecture," *IEEE Electron Device Letters*, vol. 43, no. 11, pp. 1850–1853, 2022.
- [144] T.-E. Lee, H.-L. Chiang, C.-Y. Chang, Y.-C. Su, S.-J. Chang, J.-J. Wu, B.-J. Lin, J.-F. Wang, S.-C. Haw, S.-J. Chiu, H.-L. Ching, Y.-G. Lin, W.-S. Yun, C.-F. Hsu, H. Lee, T.-Y. Lee, M. Passlack, C.-C. Cheng, C.-S. Chang, H.-S. P. Wong, W.-H. Chang, M.-F. Chang, Y.-M. Lin, and I. P. Radu, "High-endurance mos2 fetfet with operating voltage less than 1v for envm in scaled cmos technologies," in *2023 International Electron Devices Meeting (IEDM)*, 2023, pp. 1–4.
- [145] Z. Liang, K. Tang, J. Dong, Q. Li, Y. Zhou, R. Zhu, Y. Wu, D. Han, and R. Huang, "A novel high-endurance fetfet memory device based on zro<sub>2</sub> anti-ferroelectric and igzo channel," in *2021 IEEE International Electron Devices Meeting (IEDM)*, 2021, pp. 17.3.1–17.3.4.
- [146] Z. Chen, N. Ronchi, A. Walke, K. Banerjee, M. I. Popovici, K. Katcko, G. Van Den Bosch, M. Rosmeulen, V. Afanas'Ev, and J. Van Houdt, "Improved mw of igzo-channel fetfet by reading scheme optimization and interfacial engineering," in *2023 IEEE International Memory Workshop (IMW)*, 2023, pp. 1–4.
- [147] S. De, S. Thunder, D. Lehninger, H.-H. Le, Y. Raffel, M. Lederer, F. Müller, M. P. Jank, T. Ali, P.-T. Huang, K. Seidel, D. Lu, and T. Kämpfe, "Gate-stack engineered igzo-based multi-bit otp fetfet with gate-stack engineered igzo-based multi-bit otp fetfet with lifelong retention for inference engine applications lifelong retention for inference engine applications." [Online]. Available: <https://doi.org/10.36227/techrxiv.19491221.v2>
- [148] C. Li, C. Sun, J. Yang, K. Ni, X. Gong, C. Zhuo, and X. Yin, "Multibit content addressable memory design and optimization based on 3-d nand-compatible igzo flash," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, pp. 1–9, 2024.
- [149] J. Huang, C. Jin, H. Zhang, Y. Liu, X. Yu, and G. Han, "Erase efficiency improvement of ferroelectric fet with igzo channel by p-type snox layer," in *2024 8th IEEE Electron Devices Technology Manufacturing Conference (EDTM)*, 2024, pp. 1–3.
- [150] Y. Hu, T. S. P. Ho, T. Lei, Z. Xia, and M. Wong, "Construction and application of a neuromorphic circuit with excitatory and inhibitory post-synaptic conduction channels implemented using dual-gate thin-film transistors," *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 71, no. 4, pp. 1582–1589, 2024.
- [151] C. Li, C. Sun, J. Yang, K. Ni, X. Gong, C. Zhuo, and X. Yin, "Multibit content addressable memory design and optimization based on 3-d nand-compatible igzo flash," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, pp. 1–9, 2024.
- [152] G. Liu, Q. Kong, D. Zhang, X. Wang, Z. Zhou, L. Jiao, K. Han, Y. Kang, B.-Y. Nguyen, K. Ni, and X. Gong, "Hydrogen-related instability of igzo field-effect transistors," *IEEE Transactions on Electron Devices*, vol. 71, no. 5, pp. 2995–3001, 2024.
- [153] W. Zhang, J. Wang, C. Sun, Z. Wu, X. Gong, and X. Fong, "Modeling of ferroelectric thin film transistors with amorphous oxide semiconductor channel," in *2024 8th IEEE Electron Devices Technology Manufacturing Conference (EDTM)*, 2024, pp. 1–3.

- [154] K. Han, Y. Kang, Y. Chen, and X. Gong, “A specific contact resistivity extraction scheme with strong variation immunity customized for thin-film semiconductors: Bridge transmission line method,” *IEEE Transactions on Electron Devices*, vol. 71, no. 4, pp. 2766–2773, 2024.
- [155] M.-H. Wu, C.-Y. Cho, H.-H. Huang, T.-S. Huang, I.-T. Wang, W.-Y. Jang, S.-Z. Chang, and T.-H. Hou, “Two-transistor metal–ferroelectric–metal field-effect transistor (2t-mfmfet) for scalable embedded nonvolatile memory—part ii: Experiment,” *IEEE Transactions on Electron Devices*, vol. 70, no. 12, pp. 6268–6272, 2023.
- [156] K. Ni, J. A. Smith, B. Grisafe, T. Rakshit, B. Obradovic, J. A. Kittl, M. Rodder, and S. Datta, “Soc logic compatible multi-bit femfet weight cell for neuromorphic applications,” in *2018 IEEE International Electron Devices Meeting (IEDM)*, 2018, pp. 13.2.1–13.2.4.
- [157] M.-H. Wu, C.-Y. Cho, H.-H. Huang, T.-S. Huang, I.-T. Wang, W.-Y. Jang, S.-Z. Chang, and T.-H. Hou, “Two-transistor metal-ferroelectric-metal field-effect transistor (2t-mfmfet) for scalable embedded nonvolatile memory—part i: Compact modeling,” *IEEE Transactions on Electron Devices*, vol. 70, no. 12, pp. 6262–6267, 2023.
- [158] H.-T. Lue, C.-J. Wu, and T.-Y. Tseng, “Device modeling of ferroelectric memory field-effect transistor (femfet),” *IEEE Transactions on Electron Devices*, vol. 49, no. 10, pp. 1790–1798, 2002.