



Sensorless Dual TSEP Implementation for Junction Temperature Measurement in Parallelized SiC Mosfets

Alauzet Louis, Patrick Tounsi, Fradin Jean-Pierre

► To cite this version:

Alauzet Louis, Patrick Tounsi, Fradin Jean-Pierre. Sensorless Dual TSEP Implementation for Junction Temperature Measurement in Parallelized SiC Mosfets. 30th International Workshop on Thermal Investigations of ICs and Systems (THERMINIC 2024), Sep 2024, Toulouse, France. pp.1-4, <10.1109/THERMINIC62015.2024.10732557>. <hal-04809031>

HAL Id: hal-04809031

<https://hal.science/hal-04809031v1>

Submitted on 28 Nov 2024

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.



Distributed under a Creative Commons CC BY 4.0 - Attribution - International License

Sensorless Dual TSEP Implementation for Junction Temperature Measurement in Parallelized SiC Mosfets

ALAUZET Louis
Icam School of Engineering, Toulouse
campus
LAAS-CNRS, Université De Toulouse,
CNRS, INSA
Toulouse, France
Louis.alauzet@icam.fr

TOUNSI Patrick
LAAS-CNRS, Université De Toulouse,
CNRS, INSA
Toulouse, France
Patrick.tounsi@laas.fr

FRADIN Jean-Pierre
Icam School of Engineering, Toulouse
campus
Toulouse, France
Jean-pierre.fradin@icam.fr

Abstract—This article presents a method for detecting temperatures distribution of two Silicon Carbide (SiC) Mosfets parallelized. Two Thermal Sensitive Electrical Parameters (TSEP), which are on state resistance ($R_{ds(on)}$) and threshold voltage (V_{th}), are introduced. The comparison of the temperature interpolated by V_{th} and the one interpolated by $R_{ds(on)}$ shows disparity which can lead to individual junction temperature detection. V_{th} instability and its measurement are discussed for SiC devices. Experiment results show that depending on the instability of the V_{th} and the sensibility of the two TSEPs at certain temperatures, the combination of different TSEPs could be a solution to extract maximum junction temperature of parallelized devices.

Keywords— SiC MOSFETs, parallelization, current and thermal imbalance.

I. INTRODUCTION

In power electronic, SiC MOSFETs can advantageously replace Si ones, thanks to various intrinsic characteristics, such as higher temperature applications, higher frequency switching and higher voltage operation [1-2]. A major drawback of this material is the difficulty in manufacturing wafers with limited imperfections, which leads to the need of manufacturing smaller dies compared to Si ones to get the same die per wafer yield [1]. Hence, parallelizing (same gate, drain and source connections) dies is mandatory for high current applications. This comes with other problems such as risk of current and thermal imbalance, which both can lead to dysfunctions. During the design phase, as newer power modules start to use 3D architectures, the thermal measurements of dies become very complex with traditional methods (IR camera, thermocouple...). Thus, the use of TSEP becomes mandatory. Nonetheless there is currently no method to detect thermal imbalance of parallelized dies via TSEPs, even though it is an important need [3].




Fig. 1: V_{th} shift after stress applied to gate (from [5])

Another drawback of using SiC MOSFETs is their V_{th} shift which is a subject of discussion between industrials and researchers (see Fig. 1). Nevertheless, V_{th} is a key parameter because its instability plays a part in current imbalance during operation, and because it is an interesting TSEP. To mitigate the impact of V_{th} shift after stresses, conditioning methods have been developed [4] such as JEDEC guidelines [5] explaining circuits allowing precise measurement of V_{th} . The conditioning is usually achieved by applying a positive or negative voltage at the gate of the MOSFET while short-circuiting its drain and source, to remove carrier trapping. Measurement is then performed by short-circuiting gate and drain and by forcing a small current (see Fig. 2) through it. The resulting voltage is the V_{th} , which is known to be sensitive to the temperature variation of the die. In this work, the comparison of the temperature extrapolated by V_{th} and $R_{ds(on)}$ is investigated to determine disparity in SiC MOSFETs junction temperature.




Fig. 2: JEDEC conditioning and V_{th} measurement method [5]

The SiC MOSFETs studied during tests and simulations were SCT070W120G3-4AG from STMicroelectronics.

II. METHODOLOGY

A. Simulations

Numerous TSEPs have been studied to determine which temperature they provide when a temperature imbalance is present between two MOSFETs. The simulations have been conducted with LTSpice software and manufacturer models have been used for MOSFET. In each study, the procedure is as follows: The $T^\circ = f(TSEP)$ is extracted from the model, considering two MOS parallelized with the exact same temperature (see Fig. 3 for an example on the $R_{ds(on)}$); then simulations are conducted with thermal imbalance between the two devices. TSEP is calculated and a temperature is interpolated using the previously found equation.




Fig. 3: Example of simulation to extract $T^{\circ}=f(R_{\text{dson}})$

For the same thermal imbalance, the interpolated T_j is compared depending on whether it was obtained with V_{th} measurement or R_{dson} measurement. As it can be seen in , the R_{dson} tends to extrapolate the average junction temperature of the two MOSFETs, whereas the V_{th} gives a hybrid one between max and average temperature (see Fig. 4).




Fig. 4: Comparison of T_j obtained by R_{dson} and V_{th} simulation

With discordant junction temperatures obtained from those two TSEPs, it could be possible to extrapolate the temperature imbalance between the two MOSFETs and thus get an estimation of individual junction temperatures, even with totally parallelized MOSFETs where individual measurements are impossible.

B. Test bench

The objective of the bench is to perform quick measurements of R_{dson} and V_{th} with conditioning before the V_{th} measurement to detect thermal imbalance. The time between V_{th} measurement and R_{dson} one must be as short as possible to be sure to measure the same temperature. The test bench can be separated in two parts: the fluidic and the electric ones. Tests have been conducted on the [DepTH-LAB](#) platform at Icam Toulouse [6].

a) Fluidic part




Fig. 5: fluidic part of the bench

The fluidic part can be seen in Fig. 5. Each parallelized MOSFET is thermally linked to one of the cryostats which enable to impose different ambient temperatures and hence different junction temperatures. The exposed pad of the MOSFET is in contact with heat sinks via TIMs. Fluids flow through heat sinks to extract thermal power dissipation and impose the ambient temperatures. Flowrates, inlet and outlet temperatures are controlled. In addition, two thermocouples (T-types) are placed under each MOSFET to measure the temperature as close as possible to the T_{case} . The two cryostats used are RP205E from LAUDA (with P20.275.50 oil) and Unistat 510 from HUBER (with M20.195/235.20 oil). Oils used allow the liquid temperature (and so ambient temperature of MOSFETs) to reach 200°C maximum, for high temperature tests.

b) Electric part

As it can be seen in Fig. 6, the electric part of the bench can be separated into three subparts: current sources and switches (green), 4 states driver (red) and configuration changes + measurements (conditioning and R_{dson} to V_{th} configuration) (blue).




Fig. 6: simplified electric schematic of bench

Each test can be split into the following steps shown in Fig.7.




Fig. 7: temporal steps of the electric part of the bench

During the $R_{ds(on)}$ step, a voltage V_{gs_max} is applied to the gate (typically 15V). A constant current I_p is injected into the drain (typically 20A). The voltage is measured between drain and source to get the V_{ds} and hence the $R_{ds(on)}$. By opening the switch S1, the current is cancelled, and conditioning can begin, with the injection of various voltages during various times thanks to S4, S5 and S6. Switch S7 ensures that drain and source are short-circuited. This step is based on the JEDEC recommendations (see Fig. 2). Then all the switches are opened except switch S2 and S3. S2 allows a small current I_{vth} (10mA per parallelized MOS, usually 20mA). S3 ensures that drain and gate are short-circuited. The switches presented in schematics are, in fact, composed of two inversed IPTC007N06NM5 in series from INFINEON, which have very low $R_{ds(on)}$ (0.75 m Ω). They ensure that there is no electrical resistance when closed (true short-circuit, mandatory for S3) and that no current can go through when opened (thanks inversed and in series). V_{th} is measured via the V_{ds} measurement; thus, the same probe is used to get both $R_{ds(on)}$ and V_{th} .




Fig. 8: photograph of the electric part of the bench with its Arduino

Commands for all switches are managed by an Arduino Uno microcontroller (see Fig. 8) with direct manipulation of ports to achieve a minimum instruction execution time (time between two switch operations) of 50 ns.



Fig. 9: Oscilloscope and probes used

Measurement acquisition is done with a MSO58N of TEKTRONIX (see Fig. 9). The voltage probe for V_{ds} is a TEKTRONIX TPP0500B and the power current is measured with a TEKTRONIX TCP0030A current probe. The current I_{vth} is generated by a SMU (Keithley 2612) and the current I_p by a EA-PS 2042-20B.

III. RESULTS

First, all ten SiC MOSFETs had their V_{th} and $R_{ds(on)}$ measured individually (see Fig. 10 and Fig. 11). Since MOS 9 and 10 were the ones with the best matching V_{th} (3.524V and 3.526V), they were the two MOSFETs chosen to be parallelized. It must be noted that it seems to be no correlation between $R_{ds(on)}$ value and V_{th} value.




Fig. 10: Dispersion of V_{th} of 10 SCT070W120 ($V_{gs}=V_{ds}$, $I_d=10mA$) from the lowest to the higher value




Fig. 11: Dispersion of $R_{ds(on)}$ of 10 SCT070W120 ($V_{gs}=15V$, $I_d=19A$). Same order than Fig. 10

Once parallelized, tests were performed. The first objective was to demonstrate the feasibility of temperature imbalance detection. It was decided to perform long gate saturation to suppress traps and V_{th} instability before each measurement (1 second).




Fig. 12: Typical scenario for $R_{ds(on)}/V_{th}$ T_j comparison

Fig. 12 describes the scenario used to measure $R_{ds(on)}$ and V_{th} successively, after a one second conditioning (+15V on the gate, 0V V_{ds}). The one millisecond between the $R_{ds(on)}$ measurement and the V_{th} one ensures that the V_{th} measured corresponds to the temperature imposed by the heating plate and not the self-heating during the $R_{ds(on)}$ phase. It means that for those tests, the junction temperature of each MOSFET is equal to the temperature of the cryostat.




Fig. 13: Relationship between Imbalance of T_j measured with $R_{ds(on)}$ and V_{th} and imbalance between MOSFET1 and MOSFET2

The two MOSFETs were put to 100°C each. A test was performed and then the temperature of one MOSFET was increased to create a thermal imbalance. Measurements are performed and then thermal imbalance is increased again. Those tests are shown in Fig. 13 for SCT070W120G3-4AG. It can clearly be seen that there is a correlation between temperature imbalance between the two MOSFETs and the difference of temperature interpolated with $R_{ds(on)}$ and V_{th} .

Thermal Measurements			
T1 [°C]	T2 [°C]	Taverage [°C]	Difference (T2-T1) [°C]
121.70	121.40	121.55	0.30
121.70	126.20	124.95	6.50
121.80	140.10	130.95	18.30
121.80	148.00	134.90	26.20

Dual TSEP temperatures Estimations			
Difference (T1-T2)	Taverage [°C]	T1 [°C]	T2 [°C]
0.00	121.55	121.55	121.55
2.46	125.13	123.90	126.36
13.16	131.72	125.14	138.30
17.61	136.27	127.47	145.08

Electric measures		TSEP estimations		
$R_{ds(on)}$ [Ohm]	V_{th} [V]	$T_{ds(on)}$ [°C]	T_{vth} [°C]	DeltaT [°C]
0.055	2.792	121.55	121.55	0.00
0.056	2.771	125.13	125.29	0.16
0.058	2.728	131.72	132.67	0.94
0.059	2.699	136.27	137.61	1.33

Fig. 14: First SiC Results

With this correlation, new tests were performed (Fig. 14). This time, T1, T2, V_{th} and $R_{ds(on)}$ were measured. V_{th} and $R_{ds(on)}$ permitted a $T_{Rds(on)}$ and T_{Vth} estimation, and the difference between these two values, using the equation given by Fig. 13, makes it possible to get an idea of the imbalance of temperature between the two MOSFETs. As the temperature interpolated by $R_{ds(on)}$ seems to be near of the average temperature of the two MOSFETs (see Fig. 4), it was then possible to get an evaluation of the individual temperature of the two MOSFETs, even if totally parallelized.

IV. DISCUSSION

SiC results presented are the very first of an ongoing test campaign and should be regarded as a work in progress. Currently, only offline measurements have been conducted, without accounting for self-heating. Need of conditioning before measurement has not been studied.

Nonetheless, those first results are promising: as seen in Fig. 14, it is possible to detect temperature imbalance in simple cases. It must be noted that even if the imbalance is

underestimated, it is much more precise than a single measurement of $R_{ds(on)}$ or V_{th} . New tests must be carried out at different ambient temperatures to determine if the results are or not reproducible. More importantly, tests with junction temperature increased by self-heating will be achieved as it is the goal of any TSEP.

V. CONCLUSION

A non-intrusive test has been developed to acquire the individual temperature of SiC MOSFETs in the case of total parallelization, using the V_{th} and $R_{ds(on)}$ TSEPs. Simulations conducted with LTSpice manufacturer models show good correlation with test results. First results on two SiC MOSFETs of STMicroelectronics are promising, and new tests are planned.

- [1] M. Buffolo *et al.*, "Review and Outlook on GaN and SiC Power Devices: Industrial State-of-the-Art, Applications, and Perspectives," in *IEEE Transactions on Electron Devices*, vol. 71, no. 3, pp. 1344-1355, March 2024, doi: 10.1109/TED.2023.3346369
- [2] X. She, A. Q. Huang, Ó. Lucía and B. Ozpineci, "Review of Silicon Carbide Power Devices and Their Applications," in *IEEE Transactions on Industrial Electronics*, vol. 64, no. 10, pp. 8193-8205, Oct. 2017, doi: 10.1109/TIE.2017.2652401
- [3] H. Li, S. Zhao, X. Wang, L. Ding and H. A. Mantooth, "Parallel Connection of Silicon Carbide MOSFETs—Challenges, Mechanism, and Solutions," in *IEEE Transactions on Power Electronics*, vol.38, no. 8, pp. 9731-9749, Aug. 2023, doi: 10.1109/TPEL.2023.3278270.
- [4] D. Peters, T. Aichinger, T. Basler, G. Rescher, K. Puschkarsky and H. Reisinger, "Investigation of threshold voltage stability of SiC MOSFETs," *2018 IEEE 30th International Symposium on Power Semiconductor Devices and ICs (ISPSD)*, Chicago, IL, USA, 2018, pp. 40-43, doi: 10.1109/ISPSD.2018.8393597.
- [5] JEP183A – JEDEC
- [6] <https://en.icam.fr/research/depth-lab/>