



Electrical Rule Checking of Integrated Circuits using Satisfiability Modulo Theory

Bruno Ferres, Oussama Oulkaid, Ludovic Henrio, Mehdi Khosravian,
Matthieu Moy, Gabriel Radanne, Pascal Raymond

► To cite this version:

Bruno Ferres, Oussama Oulkaid, Ludovic Henrio, Mehdi Khosravian, Matthieu Moy, et al.. Electrical Rule Checking of Integrated Circuits using Satisfiability Modulo Theory. Colloque du GDR SoC2, Jun 2023, Lyon, France. hal-04750092

HAL Id: hal-04750092

<https://hal.science/hal-04750092v1>

Submitted on 23 Oct 2024

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

Electrical Rule Checking of Integrated Circuits using Satisfiability Modulo Theory

Bruno Ferres*, Oussama Oulkaid*^{§†}, Ludovic Henrio*, Mehdi Khosravian[†], Matthieu Moy*, Gabriel Radanne*, Pascal Raymond[§]


*Univ. Lyon, EnsL, UCBL, CNRS, Inria, LIP, F-69342, LYON Cedex 07, France, †Aniah, 38000 Grenoble, France

§Univ. Grenoble Alpes, CNRS, Grenoble INP, VERIMAG, 38000 Grenoble, France

Objectives


- Formal verification techniques to improve analysis accuracy for circuit electric verification (ERC)
- Transistor-level semantics of circuits
 - encode circuits into formulas
 - check SATisifiability of errors
 - previous version introduced in [1]

Electrical Errors




Voltage Aware Local Semantics

Abstraction of Transistors Behavior



PMOS and NMOS characteristic curves $I_d = f(V_{GS})$ and abstractions.

Encoding a Level Shifter



Encoding the Behavior

$$\begin{aligned} \text{On}(M_5) &\Leftrightarrow (V(A) < V(l) \vee V(A) < V(int)) \\ \wedge \text{On}(M_4) &\Leftrightarrow (V(A) > V(gnd) \vee V(A) > V(int)) \\ (\text{On}(M_5) \wedge \neg \text{On}(M_4)) &\implies V(int) = V(l) \\ \wedge \neg \text{On}(M_5) \wedge \text{On}(M_4) &\implies V(int) = V(gnd) \\ \vee \text{On}(M_5) \wedge \text{On}(M_4) \wedge V(gnd) &< V(int) < V(l) \end{aligned}$$


Enumerating the Solutions

$V(A)$	$V(int)$	$V(Z)$	→ no leakage possible
0.0	3.5	0.0	
[1.5, 3.5]	0.0	3.5	

Transistor Behavior as Logical Clauses


$$\forall Mx \in \mathcal{D}_{\text{NMOS}}, \text{On}(Mx) \triangleq V(Mx_{\text{GATE}}) > V(Mx_{\text{SOURCE}}) \vee V(Mx_{\text{GATE}}) > V(Mx_{\text{DRAIN}})$$

$$\forall Mx \in \mathcal{D}_{\text{PMOS}}, \text{On}(Mx) \triangleq V(Mx_{\text{GATE}}) < V(Mx_{\text{SOURCE}}) \vee V(Mx_{\text{GATE}}) < V(Mx_{\text{DRAIN}})$$




Voltage Assignment through Disjoint Clauses


$$\begin{aligned} \text{CurrentFlows}(n) &\triangleq \exists i, j \in \text{neighbours}(n), \text{On}(Mx_i) \wedge \text{On}(Mx_j) \wedge [V(i) < V(n) < V(j)] \\ \text{NoCurrentFlows}(n) &\triangleq \forall p \in \text{neighbours}(n), \text{On}(Mx_p) \Rightarrow V(n) = V(p) \end{aligned}$$



Case Study: Missing Level-Shifter



Verification Process




Results (Industrial Usecase)

True errors	False alarms
55 (15%)	314 (85%)

Error refinement on 369 warnings

Z3 Check-SAT time and memory consumption



Analysis performances on full-adders

References

- [1] B. Ferres, O. Oulkaid, L. Henrio, M. Khosravian, M. Moy, G. Radanne, P. Raymond "Electrical Rule Checking of Integrated Circuits using Satisfiability Modulo Theory" In DATE'23, 2023.
 [2] J. Lescot, V. Bligny, D. Medhat, D. Chollat-Namy, Z. Lu, S. Billy, M. Hofmann "Static Low Power Verification at Transistor Level for SoC Design" In ISLPED'12, 2012.