

Operando electrical biasing TEM experiments of Ge-rich GST thin films with FIB sample preparation

L. Zhang, Bumsu Park, Lucas Chapuis, Kilian Gruel, Robin Cours, Frédéric

Lorut, Martin Hÿtch, Christophe Gatel

▶ To cite this version:

L. Zhang, Bumsu Park, Lucas Chapuis, Kilian Gruel, Robin Cours, et al.. Operando electrical biasing TEM experiments of Ge-rich GST thin films with FIB sample preparation. Journal of Alloys and Compounds, 2024, 1003, pp.175626. 10.1016/j.jallcom.2024.175626 . hal-04727916

HAL Id: hal-04727916 https://hal.science/hal-04727916v1

Submitted on 11 Dec 2024

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

Operando electrical biasing TEM experiments of Ge-rich GST thin films with FIB sample preparation

- ³ Leifeng Zhang^{1*}, Bumsu Park¹, Lucas Chapuis¹, Kilian Gruel¹, Robin Cours¹,
- 4 Frédéric Lorut², Martin Hÿtch^{1*}, Christophe Gatel^{1,3*}
- ⁵ ¹CEMES-CNRS, 31055 Toulouse cedex, France

⁶ ²STMicroelectronics, 38920 Crolles cedex, France

⁷ ³Université Paul Sabatier, 31062 Toulouse cedex, France

8

9 *Corresponding authors:

10 Leifeng Zhang, E-mail: leifeng.zhang@cemes.fr

11 Martin Hÿtch, E-mail: martin.hytch@cemes.fr

12 Christophe Gatel, E-mail: christophe.gatel@cemes.fr

13

14

15 Abstract

Ge-Sb-Te (GST) ternary alloy is the core material for phase-change memory (PCM). 16 Compared with Ge₂Sb₂Te₅ (GST-225), Ge-rich GST (GGST) has a higher crystallization 17 temperature (about 400°C) and thereby an improved thermal stability. In this paper, we propose 18 a methodology dedicated to studying the phase changes by operando transmission electron 19 microscopy (TEM). The methodology combines focused ion beam (FIB) specimen preparation 20 and injection of electrical pulses for in-situ studies. We show how the microstructure is 21 correlated to the electrical switching dynamics in GGST nanobridges. The electrical pulse 22 modification, the electrochemical migration, local current density, void formation and the 23 corresponding switching mechanism are discussed. 24

Key words: GGST, PCM, crystallization, *Operando* electrical biasing TEM, phase change

27 **1. Introduction**

The fast switching speed, moderate programming currents and good scalability render Ge-28 Sb-Te chalcogenides (GST) a good candidate for the active material in non-volatile random-29 access memory (RAM) [1-5] and neuromorphic memory devices [6-9] for cloud-computing 30 and artificial-intelligence applications. GST alloys undergo a reversible amorphous-to-31 crystalline phase transition that can be controlled by laser pulses or the Joule heating generated 32 (inside the GST itself) by injecting electrical pulses. The RESET process for devices, in which 33 GST alloy is melt-quenched from the crystalline state after a short-duration high-energy pulse, 34 produces an amorphous state in the active region. During the SET process, the amorphous 35 region is recrystallized when the GST alloy is heated to a temperature between its melting point 36 37 and the crystallization temperature. The phase transformation is accompanied by a strong variation of the electrical resistivity up to 2-3 orders of magnitude. Within a PCM cell, the 38 resistance can vary from several k Ω in its crystalline state (SET) to $10^6 \Omega$ in its amorphous state 39 40 (RESET).

The most widely used and studied chalcogenide alloy is GST-225, the crystallization of which occurs at 150°C or 350°C depending on whether it was originally in its metastable cubic GST (*c*-GST, space group: Fm-3m) phase or hexagonal GST (*h*-GST, space group: P-3m1) phase, respectively [10]. While GST-225 PCM cells can be reversibly switched reliably and for great many cycles, the low crystallization temperature (from amorphous to *c*-GST) has limited their use in neuromorphic and automotive applications.

Various solutes (Ge [11-15], C [16, 17], O [18], Bi [19], Sb [20], Se [21], Sm [22], Ti [23], 47 48 Ga [7], N [24-28]) have been added to tailor the desired phase change characteristics, among which GGST, with additional Ge, is widely used owing to an increased crystallization 49 50 temperature and thus a better thermal stability. The improved RESET retention in GGST facilitates its automotive-grade application [29]. GGST thin films are usually deposited on a 51 52 substrate at low temperature by physical vapor deposition (PVD), by which almost any stoichiometry can be accommodated. Most studies focus on GGST with Ge contents up to 55 53 at.% [30]. Up to now, isothermal annealing analyses performed by X-ray diffraction (XRD) 54 [14], TEM [13-15], in-situ heating TEM [27, 31] and in-situ synchrotron XRD [15, 26] have 55

revealed an enhanced thermal stability in GGST, in which Ge diffusion and phase separation occur followed by the c-GST formation. In contrast, full understanding of electrical switching dynamics, especially the role of extra Ge content, is apparently missing for GGST.

Operando TEM aims to provide real-time observation of the phase change dynamics for 59 60 chalcogenide PCMs and devices. A fundamental understanding of nanostructure evolution during electrical switching is beneficial to monitor future device design. In GST-225, previous 61 operando/in-situ electrical biasing TEM experiments featuring various device architectures, 62 including nanowires [32-34], nanobridge [35], dome-shaped [36], confined memory devices 63 [37, 38] and thin film devices [39, 40], have given critical insights into the switching reliability 64 and the "set-stuck" failure mechanism of GST-225. Upon switching, threshold switching was 65 observed in GST-225, in which different initial nanostructure distributions (i.e. crystalline and 66 amorphous domains) could lead to distinct threshold switching processes [35]. In the molten 67 state of dome-shaped or confined memory devices, strong electromigration is responsible for 68 void formation and ultimate failure [36-38]. 69

In the present work, by developing a novel methodology using dedicated FIB specimen
 preparation, we have successfully observed the reversible electrical switching behaviors in
 GGST nanobridge structures during *operando* electrical biasing TEM experiments.

73 2. Experimental section

74 A 500 nm-thick GGST film (>30 at.% Ge) was fabricated on Si (100) wafer using physical vapor deposition. A 10 nm-thick Si₃N₄ was deposited on the Si substrate prior to GGST growth 75 to electrically isolate the GST layer to the substrate, and after the growth to protect the surface 76 from oxidation. The final bottom-to-top stacking sequence is thus: Si substrate/10 nm Si₃N₄/500 77 nm GGST/10 nm Si₃N₄. Samples cut from the wafers were annealed in a horizontal Carbolite 78 furnace with flowing N₂ gas at 180-550 °C for 10 min, 30 min or longer period (12 h). The N₂ 79 gas avoids the reaction with air during thermal annealing. XRD was performed on a Bruker D8 80 Discover diffractometer with a 2D Vantec 500 detector. The X-ray analysis used a Co K_a 81 emission with a wavelength of 1.79 Å. TEM experiments for high-resolution imaging and 82 electron diffraction were carried out in a Tecnaï F20 instrument (ThermoFisher Scientific) at 83 an accelerating voltage of 200 kV. Cross-sectional thin foils were prepared by site-specific lift-84 out procedure using a Helios Nanolab 600i dualbeam FIB-SEM instrument (ThermoFisher 85

Scientific). XRD and TEM analyses help to identify the microstructure and phase distribution
prior to *operando* TEM experiments.

Delicate FIB sample preparation, by which a nanobridge GGST device is shaped on a 88 commercialized Hummingbird chip, is the key to our operando electrical biasing TEM 89 90 experiments. Fig. 1(a) and (b) display the local structure of Hummingbird chip and the designed specimen architecture, which represent an active GGST region of 500×500 nm². Prior to FIB 91 92 sample preparation, an approximately 800 nm-thick Si₃N₄ was deposited to protect the bulk surface (with a scale of $5 \times 8 \text{ mm}^2$). The radio frequency (RF) sputtering deposition of Si₃N₄ 93 was conducted in a Vinci PVD-4 magnetron sputtering machine. The lift-out of the chunk was 94 performed at a stage tilting angle of 52° with the aid of the micromanipulator, and, subsequently, 95 the chunk was mounted between Au electrodes of the Hummingbird chip, as illustrated in Fig. 96 1(c). During the lift-out procedures, gas injection system (GIS) was used to create Pt deposition 97 98 between the contacts. Next step is to ensure the electrical circuit path and to thin the chunk. To 99 avoid leakage current from additional electrical pathways (besides the GGST path), we prethinned the chunk to 500 nm and then undercut the Si substrate from both sides, as shown in 100 101 Fig. 1(d). Deposition of Pt was used to shorten the effective length of the GGST circuit path to about 1 µm. Then the chunk was milled to a thickness of about 60 nm, shown in Fig. 1(e), with 102 the milling voltage gradually decreasing from 30 kV to 5 kV. Through an extra W deposition 103 from GIS in SEM view, the effective electrical pathway across the GGST nanobridge was 104 further reduced to 500 nm, as seen in Fig. 1(f). The final cleaning was carefully performed at 2 105 kV to minimize beam damage and surface contamination. After FIB sample preparation, 106 encapsulation with about 12 nm Si₃N₄ prevents the GGST evaporation during operando 107 108 electrical biasing TEM observations.



109

Fig. 1 Designed specimen architecture and FIB sample preparation procedures for operando 110 electrical biasing TEM experiments. (a) Local structure of Hummingbird chip with a FIB-111 extracted rectangular chunk in orange color. (b) Designed specimen structure; (c) Mounting 112 of the extracted chunk onto the Au contacts of hummingbird chip using a micromanipulator; 113 (d) Cutting-off on the Si substrate; (e) Step-by-step thinning of the specimen; (f) Final 114 specimen structure with a reduced region of interest (500 \times 500 nm²) due to extra W 115 deposition. In (d), the cutting-off on the Si substrate avoids extra electrical circuit paths 116 during operando electrical biasing TEM experiments. 117

118 Operando electrical biasing TEM experiments were performed on a Hitachi HF3300-C (I2TEM) microscope operating at 300 kV dedicated to electron holography and in-situ 119 experiments. It is equipped with a cold-field emission gun for optimal brightness, a high-speed 120 $4k \times 4k$ camera (OneView, Gatan Inc.), and an imaging aberration corrector (BCOR, CEOS) 121 allowing a spatial resolution of 0.5 nm in Lorentz mode and 0.08 nm in high-resolution mode 122 [41]. A description of the commercial *in-situ* biasing sample holder (Hummingbird), as well as 123 the supporting chip (Hummingbird), can be found in Supplementary Fig. S1. Recently, by using 124 the same Hummingbird chip and its compatible holder, we have also realized the in-situ 125 electrical switching of an embedded PCM device [42]. Prior to operando TEM experiments, 126 the electrical measurements were performed using a Keithley 2635B source meter. The 127

- electrical pulses were injected from a Keithley 4200A-SCS parametric analyzer with a timeresolution of 20 ns.
- 130 **3. Results and discussion**

131 **3.1 XRD and** *ex-situ* **TEM characterizations**

Fig. 2(a) presents the stack of the as-deposited layers: the 500 nm-thick GGST layer is clearly visible between the 10 nm-thick insulating Si₃N₄ layers to isolate GGST from electrical and thermal conduction. The as-deposited GGST is in the initially amorphous state according to the inserted selected area electron diffraction (SAED) pattern, as appeared in Fig. 2(a). Fig. 2(b) plots the XRD spectra after annealing at elevated temperatures. The TEM images of the microstructure and corresponding SAED patterns after annealing at various temperatures are also given in Fig. 2(c) to Fig. 2(i) and in Supplementary Fig. S2.

We observed no phase change below 400 °C. As expected, diamond cubic Ge (space group: 139 Fd-3m) and metastable rocksalt *c*-GST phases are formed after annealing at 400 °C for over 30 140 minutes (or at higher temperatures). After annealing at 400 °C for 12 h, the microstructure is in 141 a crystalline state comprising *c*-GST and Ge phases, as shown in Fig. 2(c) and (d). According 142 to the corresponding bright field (BF) and dark field (DF) images in Fig. 2(e) and (f), the c-143 GST grains are homogeneously distributed into the Ge matrix. These c-GST grain size can 144 reach a diameter of about 70 nm. In contrast, Ge phase has fine grain size (typically smaller 145 than 9 nm in diameter). The high-resolution images for c-GST and Ge grains are given in 146 147 Supplementary Fig. S3. Fig. 2(g)-(i) present the SAED pattern and the corresponding BF and DF images, in which both BF and DF ones have a broad field of view in order to show the 148 149 microstructure in the whole GGST layer. Numerous large crystalline grains, with white contrast, are evident in the DF image Fig. 2(i). The DF contrast will thus be used to identify the 150 microstructural variation in the region of interest during operando electrical biasing TEM 151 observations. When increasing the temperature up to 550 °C, the *h*-GST phase appears after an 152 153 annealing of 10 min with massive voids.

Let us go back to the phase transition for an annealing temperature of 400° C; we first observed the diffusing Ge (111) peak after 10 minutes, and then sharper Ge peaks and newly formed *c*-GST peaks appear in 30 minutes. This infers that Ge grains are created prior to *c*-GST, and that the GGST crystallization is mediated by Ge diffusion and phase segregation. It proceeds via the homogeneous nucleation of grains followed by their growth. Ge grains nucleate first and then *c*-GST phase forms and gradually evolves to a large size (via the so-

called "Ostwald ripening" [43]) when the surrounding composition is proper. The 160 crystallization process at 400 °C is schematically depicted in Fig. 2(j). The amorphous GGST 161 firstly evolves to an intermediate state (G*GST), an amorphous microstructure with the 162 exclusion of some Ge to form cubic Ge grains, and then transforms to a mixture of Ge and c-163 GST. Our observations agree well with the proposed progressive phase separation process of 164 cubic Ge and subsequent formation of c-GST during isothermal annealing of GGST [15]. 165 Besides, the formation of Ge grains (at about 400 °C or below) was also reported to benefit 166 from the prior formation and subsequent dissolution of intermediate Pnma GeTe structure [15]. 167 168 Although Ge enrichment in GGST potentially retards its crystallization process, it guarantees the SET programming in working cells [44]. 169



171 Fig. 2 (a) Amorphous 500 nm-thick GGST layer in the as-deposited state. (b) XRD spectra of the 172 GGST thin films after annealing (Co target, $\lambda = 1.79 \text{ Å}$). (c) Microstructure after annealing at 400 °C

- 173 for 12 h. (d)-(f) SAED pattern, BF and DF images from region 1 in (c). (g)-(i) SAED pattern, BF and
- 174 DF images from region 2 in (c). (j) Schematic illustration of crystallization process at 400 °C. In (a),
- 175 the inset SAED pattern shows the amorphous structure of the as-deposited GGST. The BF and DF
- 176 *images in (e) and (f) have an about 135° clockwise rotation from the selected region 1 in (c). And, in*
- 177 (f), the c-GST phase and the Ge phase are marked in red and green, corresponding to the selected red
- and green spots in (d), respectively. In comparison to region 2 in (c), the BF and DF images in (e)
- and (f) have an about 135° clockwise rotation and also a broad field of view in order to show the
- 180 microstructure of the whole GGST layer. And, in the DF image (i), some large crystalline grains, with
- 181 bright contrast, are evident. This image was captured with a large objective aperture being applied as
- 182 marked in red solid circle in (g). In (j), G^{*}GST represents the intermediate state of the GGST material,
- 183 with some grown Ge grains but prior to c-GST formation.

184 **3.2** *Operando* electrical biasing TEM observations

Operando electrical biasing TEM experiments were performed on the FIB-prepared 185 specimen from the annealed material at 400 °C for 12 h. Once the dedicated FIB preparation 186 mastered, an important work was realized to adapt the shape of the electrical pulses for 187 controlling the phase transformation. The pulse waveforms for RESET and SET are shown in 188 Fig. 3. Considering a relatively long GGST bridge path (about 500 nm), and consequently an 189 important electrical resistance, a large voltage amplitude was required. In order to ensure a 190 steady Joule heating accumulation and a controlled temperature rise, our pulsing strategy was 191 to limit the peak voltage duration and then gradually increase the pulse amplitude until 192 switching. The peak voltage duration was 20 ns, and the pulse interval about 10 s. For RESET, 193 the rise edge was 200 ns, and, for SET, a longer fall edge up to 2 us was adopted. The use of a 194 parametric analyzer for the electrical pulses allow to measure the current flowing through the 195 196 nanobridge sample during each pulse.



Fig. 3 Pulse waveforms for (a) RESET and (b) SET. Pulse A and pulse C indicate those induce the phase changes, and pulses A_n and C_n correspond to the last ones that have not switched the microstructure.

Fig. 4(a) shows the active region of interest of about $500 \times 500 \text{ nm}^2$, and the W electrode 201 which is positively biased. A slight fracture is present, but the remaining part allows to have an 202 electrical connection from one electrode to the other. GGST is in the initially crystalline state, 203 and some c-GST grains, with white contrast, are clearly observed in the DF image in Fig. 4(a). 204 The injected electrical pulses, as well as the measured current and voltage profiles, are also 205 given in Fig. 4. After injecting a critical electrical pulse (pulse A), with 5 V amplitude, 200 ns 206 rise, 20 ns duration and 20 ns fall, most crystallites have transformed to amorphous state, as 207 revealed by the DF images and SAED patterns in Fig. 4(b). And the corresponding high 208 resolution TEM (HRTEM) images for those selected regions, before and after phase change, 209 are shown in Supplementary Fig. S4. The residual crystalline region (marked by "5" in Fig. 210 4(b)) is revealed by the SAED pattern, and its HRTEM image can be referred to Supplementary 211 Fig. S5. Meanwhile, voids were formed in the matrix, and the ones share larger size appear 212 213 close to the W electrode.



Fig. 4 Microstructure evolution (in BF, DF images and SAED patterns) with the corresponding 216 217 applied electrical pulses using operando electrical biasing TEM methodology. (a) Initial crystalline state. (b)-(e) After the switching electrical pulses (A, B, C and D). The specimen has an active region 218 of interest of about 500×500 nm², with the Pt (cathode) and W (anode) electrodes from both sides. 219 In (b) & (c), SAED patterns of the selected regions, marked in red and green, respectively, indicate a 220 crystalline to amorphous phase change in this critical region (marked by "5") after the pulse B. In 221 (b)-(e), the current peaks, occurring at fall edges, are marked by red arrows. The scale bars for the 222 BF/DF images and the two SAED patterns are 100 nm and 2 1/nm, respectively. 223

The subsequent electrical pulses were intended to recrystallize the GGST, since, after pulse 224 A, the microstructure is amorphous except for a critical region at the edge. Surprisingly, as seen 225 in Fig. 4(c), this edge region is completely amorphized after an electrical pulse (pulse B) with 226 5.5 V amplitude, 20 ns rise, 20 ns duration and 500 ns fall. As seen in the inserted SAED pattern, 227 the residual *c*-GST crystallite has been amorphized. Another striking phenomenon is the 228 nanovoid rearrangement, in which a large one forms close to W electrode while the others seem 229 to shrink. A fully amorphous structure after pulse B infers that a 500 ns fall edge is insufficient 230 for the GGST crystallization in our specimen geometry. 231

232 The size effect of the GGST bridge and electron percolation could explain the nanostructure evolution after pulse B. In contrast to smaller bridge or confined PCM cells, a less uniform 233 234 microstructure was obtained in our bridge specimen after a switching pulse A, since the accumulated Joule heating is insufficient to melt the whole GGST bridge and thus forms a 235 236 mixed amorphous-crystalline structure. During subsequent pulse B, the electron conduction follows specific percolation paths and the residual crystalline region melts and is switched to 237 amorphous. Meanwhile, other regions re-melted and became amorphous. This pulse B 238 demonstrates the value of operando TEM analysis and reveals the complex correlation between 239 crystallinity, specimen geometry and electrical pulses. 240

Another type of electrical pulse (pulse C) with 5 V amplitude, 20 ns rise, 20 ns duration and 2000 ns fall, successfully initiated the crystallite formation, as seen in Fig. 4(d). However, the specimen architecture has been modified after the pulse C, and a small part of GGST (adjacent to W electrode) has been removed. The last electrical pulse, pulse D in Fig. 4(e), has 14 V amplitude, 200 ns rise, 20 ns duration and 20 ns fall. The microstructure seems to be in an amorphous state, but the specimen architecture is destroyed.

From the electrical measurements performed thanks to the parametric analyzer during the 247 injected pulses, we noticed that most current profiles show two peaks, particularly for pulse B 248 and pulse C. These current peaks are marked by red arrows in Fig. 4. The 1st current peaks 249 always present low values (hundreds of µA) and seem to correspond to an inductive current 250 created inside the instrumental set up (cables, sample holder, chip, ...) due to the rapid increase 251 of voltage. The 2nd ones delay a certain time from the voltage peaks with much higher values 252 of several mA. The measured peak currents for those switching pulses (A, B, C and D) and their 253 last ones before switching (An, Bn, Cn and Dn) are listed in Table 1. A detailed comparison of 254 the switching pulses and their previous ones before switching could be seen in Supplementary 255 Fig. S6, Fig. S7, Fig. S8 and Fig. S9, respectively. For those switching pulses, the 2nd current 256

peaks give values 1.8, 4.0, 4.9 and 4.9 mA, respectively for A, B, C and D. This infers an 257 approximate peak current density of (11.2 ± 5.2) MA/cm², given a specimen thickness of 60 nm, 258 in the order of magnitude estimated from the sample preparation. The local current density is 259 in the same range of magnitude than the confined GST-225, with a value of 9 MA/cm² during 260 SET process [38]. Table 1 also lists the delay times of the 2nd current peaks from voltage peaks 261 (or 1st current peaks), during which a continuous accumulation of Joule heating leads to the 262 melting and subsequent phase change of GGST. It is worth of mentioning that, here, the current 263 delay times between peaks are not due to the instrumental measurement delays or unavoidable 264 parasitic effects, the latter of which may contribute to a time-scale from hundreds of ps to 265 several ns [45]. 266

Table 1 Measured current peaks and delay times between the 2nd current peak and the voltage
 peak

	1 st current peak (μA)	2 nd current peak (μA)	Delay time (ns)
Pulse A _n	125	156	115
Pulse A	146	1800	115
Pulse B _n	352	-	-
Pulse B	356	4000	250
Pulse C _n	322	-	-
Pulse C	323	4900	605
Pulse D _n	489	297	90
Pulse D	418	4900	90
Notes: "-" means that no clear peak or delay time is detected.			

269 270

271 **3.3 Phase change during SET and RESET**

In general, Joule heating is responsible for the phase change of GST chalcogenide. However, 272 excessive Joule heating, accumulated upon a long duration pulse at high voltage, may instantly 273 274 disintegrate the GGST nanobridge and result in destructive switching. We presented some failure examples in Supplementary Fig. S10, in which (1-1.5) µm-length GGST nanobridges 275 276 were fabricated. This is the reason why the electrical pulse waveforms were modified for present GGST nanobridge specimen, with a 500 nm-length electrical path. Fig. 5 schematically 277 278 illustrate the modified electrical pulses and the corresponding temperature variations during 279 SET and RESET processes.



280

Fig. 5 Illustrations of the modified electrical pulses for operando electrical biasing TEM experiments.
(a) RESET process. (b) Measured voltage and current profiles during pulse A. (c) SET process. (d)
Measured voltage and current profiles during pulse C. Here, V_{bias}, T_m and T_c represent the pulse
voltage, melting temperature and crystallization temperature, respectively.

During RESET process in Fig. 5(a), by limiting the peak duration time (20 ns) and increasing 285 the rise time (200 ns), the duration of the microstructure in its molten state could be controlled. 286 This helps the phase change dynamics to be followed and also inhibit excessive Joule heating 287 at a high voltage. After the switching pulse A shown in Fig. 5(b), the current peak occurs at the 288 fall edge, which ensures a crystalline to amorphous switching without destroying the bridge 289 structure. In Fig. 5(c), during SET process, the idea is to ensure the smooth crystallization in 290 291 the GGST nanobridge. The high crystallization temperature (about 400 °C) in GGST plays an important role in its solid-state phase transformation or the SET process, in which case a 292 reduced peak duration time (20 ns) and a prolonged fall time (2000 ns or even longer) were 293 applied to avoid long stay at peak voltage in its molten state and also to fulfill the retarded 294 crystallization of a heterogeneous microstructure. The fact that, after the switching pulse C (Fig. 295 5(d)) for the SET process, the bridge structure has been modified seems indicated that the GGST 296 nanobridge indeed experience melting before its crystallization. 297

For both SET and RESET processes, melting happens during their fall edges instead of peak voltage regime. If we define the width of half current peak as the melting period, then the melting periods are 80 ns and 370 ns, respectively, for SET and RESET processes of our GGST nanobridge. For RESET process, this melting duration may be further reduced by changing the fall edge to a two-step cooling edge.

Compared with the voltage and current profiles in Fig. 5(b) and (d), we noticed the RESET 303 304 process undergoes a threshold switching while the SET process does not. In the former case, after reaching the peak voltage, the electrical resistivity was reduced and thus the measured 305 306 current continuously increases at the fall edge until melting. With the initially polycrystalline structure, the conduction occurs via the emission of carriers from defects energetically located 307 308 very close to one of the bands, with the activation energy depending on programming conditions [46, 47]. The threshold switching processes have also been widely reported in GST-225 [35, 309 310 48-51], in which the electronic switching occurs via an abrupt increase of the current density at a critical electric field. In our GGST nanobridge, the threshold field is estimated to be about 10 311 $V/\mu m$, which is in the same order of magnitude than that in GST-225 nanobridge, with a value 312 of 4 V/µm [35]. During RESET process, a higher threshold voltage was also observed from I-313 V sweeping in GGST cells compared to the ones of GST-225 [52]. This infers that GGST may 314 achieve a higher reading voltage. By contrast, the measured current of the SET process starts 315 to decrease firstly at the fall edge. It then rises and the GGST starts to melt after reaching the 316 critical Joule heating. Consequently, the SET process is likely to be dominated by Joule heating. 317

During reversible phase change or in the molten state, there is a considerable electrochemical 318 migration along with void formation and evolution [38]. As reported for GST-225, the nanovoid 319 formation can be ascribed to the coalescence of Te vacancies [53], the motion of cations and 320 anions (Ge⁺, Sb⁺ and Te⁻ ions) [54] and the material stress resulting from volume variations 321 during phase transformations [55]. The Te⁻ ions move towards the positively biased electrode, 322 323 while Ge⁺ and Sb⁺ ions migrate towards the inverse direction. In GST-225, strong Sb⁺ electromigration was proven to be the prominent factor for nanovoid formation, since its 324 325 velocity was estimated about 1.7 times faster than Ge⁺ or Te⁻ migration [36-38]. In the present GGST nanobridge, electromigration leads to the formation of nanovoids during pulse A. The 326 327 initial nanovoid distribution may be affected by the thermal annealing at 400 °C considering 328 the (Ge + c-GST) heterostructure. Upon pulse B, these nanovoids evolve to a larger one adjacent to W electrode. This large nanovoid may play a significant role on the temperature distribution 329 of GGST nanobridge. Indeed, as the size of void grows, the Joule heating is confined to the 330

narrow channel next to the void, resulting in a higher peak temperature [38]. This peak
temperature distribution may explain why some GGST materials, originally close to the
nanovoid, experience a slight evaporation after pulse C.

334 4. Conclusion

The operando TEM observations of GGST nanobridge provides an overview of the dynamic 335 nanostructures upon electrical switching. This methodology could be a powerful aid in 336 engineering electrical pulse waveforms for a specific device geometry. The dedicated FIB 337 specimen preparation allows the elaboration of GGST nanobridges from bulk materials or to 338 extract the PCM cell, without any lithography patterning. Furthermore, our operando technique 339 could be applied to other commercial electronic devices, or materials with thermal phase 340 transition, by slightly adapting the FIB preparation workflow. Furthermore, electrical 341 measurements can be correlated with complementary scanning TEM techniques (EDS or EELS) 342 343 for an insightful understanding of structural, chemical and electrical properties for individual 344 devices at the nanometer scale.

For the studied phase change material, *i.e.* GGST nanobridges, presented in this article, the main conclusions are:

347 (1) During thermal annealing, the amorphous phase of GGST transforms to a mixture of cubic
348 Ge and *c*-GST phases at 400 °C, and Ge forms prior to cubic GST-225. After annealing at
349 400°C for 12 h, *c*-GST has a larger grain size while Ge has a finer size.

350 (2) The reversible phase changes of GGST nanobridges were observed using *operando* (*in situ* 351 electrical biasing) TEM experiments. The RESET process exhibits a threshold switching, 352 whereas the SET process does not. The peak current densities were measured to be (11.2 ± 5.2) 353 MA/cm² during SET and RESET processes, which is in the same order of magnitude as 354 confined GST-225. GGST presents a sluggish crystallization characteristic, in which longer 355 retention is required for its crystallization. Owing to strong electrochemical migration, some 356 nanovoids were formed in GGST nanobridge and evolve with following electrical pulses.

357 (3) During electrical switching, the GGST nanobridges indeed experience melting before
358 crystallization, and instant explosions could occur under long stay at relatively high switching
359 voltages. To avoid a melting at high voltages, the electrical pulse waveforms were modified
and, accordingly, the switching current peaks occur in the fall edge for both SET and RESET

processes, which better controls the continuous Joule heating accumulation and phase changedynamics.

363 (4) Our *operando* electrical biasing TEM observations provide a direct route to understand
364 dynamic nanostructures upon electrical switching in GGST alloys, which could aid in device
365 design.

366 Acknowledgements

The authors acknowledge the French National Research Agency under the "Investissement 367 d'Avenir" program reference Nos. ANR-10-EQPX-38-01 and 11-IDEX-0002, the "Conseil 368 369 Regional Midi-Pyrénées" and the European FEDER for financial support within the CPER program. The research leading to these results has received funding from the European Union 370 371 Horizon 2020 research and innovation programme under grant agreement No. 823717-ESTEEM3. This work was also supported by the French national project IODA (No. ANR-17-372 CE24-0047). We thank Prof. Alain Claverie, Dr. Jérémie Grisolia, Dr. Sijia Ran and Dr. Elisa 373 Petroni for their assistance in shipping the source generator and also for the fruitful discussions 374

375 on the switching behavior.

Declaration of competing interest

The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.

379

References:

- R. Bez, A. Pirovano, Non-volatile memory technologies: emerging concepts and new materials,
 Materials Science in Semiconductor Processing, 7 (2004) 349-355.
- M. H. Lankhorst, B. W. Ketelaars, R. A. Wolters, Low-cost and nanoscale non-volatile memory
 concept for future silicon chips, *Nature materials*, 4 (2005) 347-352.
- 385 [3] M. Wuttig and N. Yamada, Phase-change materials for rewriteable data storage, *Nature materials*,
 386 6 (2007) 824-832.
- 387 [4] J. J. Yang, D. B. Strukov, D. R. Stewart, Memristive devices for computing, *Nature nanotechnology*, 8 (2013) 13-24.
- 389 [5] D. Ielmini, H. S. P. Wong, In-memory computing with resistive switching devices, *Nature electronics*, 1 (2018) 333–343.
- X. Chen *et al.*, Neuromorphic photonic memory devices using ultrafast, non-volatile phase-change
 materials, *Advanced Materials*, **35** (2023) 2203909.
- Q. Wang *et al.*, Set/Reset bilaterally controllable resistance switching Ga-doped Ge₂Sb₂Te₅ long-term electronic synapses for neuromorphic computing, *Advanced Functional Materials*, **33** (2023)
 2213296.
- 396 [8] M. Xu *et al.*, Recent advances on neuromorphic devices based on chalcogenide phase-change materials, *Advanced Functional Materials*, **30** (2020) 2003419.

- K. Ding *et al.*, Phase-change heterostructure enables ultralow noise and drift for memory operation,
 Science, 366 (2019) 210-215.
- 400 [10] H. K. Lyeo *et al.*, Thermal conductivity of phase-change material Ge₂Sb₂Te₅, *Applied Physics* 401 *Letters*, **89** (2006) 151904.
- 402 [11] P. Zuliani *et al.*, Overcoming temperature limitations in phase change memories with optimized
 403 Ge_xSb_yTe_z, *IEEE transactions on electron devices*, **60** (2013) 4020-4026.
- 404 [12] A. Kiouseloglou *et al.*, A novel programming technique to boost low-resistance state performance
 405 in Ge-rich GST phase change memory, *IEEE Transactions on electron devices*, 61 (2014) 1246 406 1254.
- 407 [13] M. Agati *et al.*, Chemical phase segregation during the crystallization of Ge-rich GeSbTe alloys,
 408 *Journal of Materials Chemistry C*, 7 (2019) 8720-8729.
- [14] M. A. Luong *et al.*, On Some Unique Specificities of Ge-Rich GeSbTe Phase-Change Material
 Alloys for Nonvolatile Embedded-Memory Applications, *physica status solidi (RRL)-Rapid Research Letters*, **15** (2021) 2000471.
- [15] E. Rahier *et al.*, Crystallization of Ge-rich GeSbTe alloys: The riddle is solved, ACS Applied
 Electronic Materials, 4 (2022) 2682-2688.
- [16] X. Zhou *et al.*, Understanding phase-change behaviors of carbon-doped Ge₂Sb₂Te₅ for phase-change memory application, *ACS applied materials & interfaces*, 6 (2014) 14207-14214.
- [17] T. Li *et al.*, Atomic-Scale observation of carbon distribution in high-performance carbon-doped
 Ge₂Sb₂Te₅ and Its influence on crystallization behavior, *The Journal of Physical Chemistry C*, 123
 (2019) 13377-13384.
- [18] M. Jang *et al.*, Phase change behavior in oxygen-incorporated Ge₂Sb₂Te₅ films, *Applied physics letters*, **95** (2009) 012102.
- [19] K. Wang *et al.*, Influence of Bi doping upon the phase change characteristics of Ge₂Sb₂Te₅,
 Journal of applied physics, **96** (2004) 5557-5562.
- [20] K. J. Choi *et al.*, The effect of antimony-doping on Ge₂Sb₂Te₅, a phase change material, *Thin Solid Films*, **516** (2009) 8810-8812.
- [21] E. Vinod *et al.*, Structural transition and enhanced phase transition properties of Se doped
 Ge₂Sb₂Te₅ alloys, *Scientific reports*, **5** (2015) 8050.
- 427 [22] S. Kumar, V. Sharma, Improvement in thermal stability and crystallization mechanism of Sm
 428 doped Ge₂Sb₂Te₅ thin films for phase change memory applications, *Journal of Alloys and* 429 *Compounds*, 893 (2022) 162316.
- 430 [23] S. Wei *et al.*, Phase change behavior in titanium-doped Ge₂Sb₂Te₅ films, *Applied Physics Letters*,
 431 98 (2011) 231910.
- 432 [24] R. M. Shelby, S. Raoux, Crystallization dynamics of nitrogen-doped Ge₂Sb₂Te₅, *Journal of Applied Physics*, **105** (2009) 104902.
- K. H. Kim *et al.*, Phase-change characteristics of nitrogen-doped Ge₂Sb₂Te₅ films during annealing process, *Journal of Materials Science: Materials in Electronics*, 22 (2011) 52-55.
- 436 [26] O. Thomas *et al.*, Crystallization behavior of N-doped Ge-rich GST thin films and nanostructures:
 437 An in-situ synchrotron X-ray diffraction study, *Microelectronic Engineering*, 244 (2021) 111573.
- 438 [27] M. A. Luong *et al.*, Effect of nitrogen doping on the crystallization kinetics of Ge₂Sb₂Te₅,
 439 *Nanomaterials*, **11** (2021) 1729.
- [28] S. A. Song *et al.*, In situ dynamic HR-TEM and EELS study on phase transitions of Ge₂Sb₂Te₅
 chalcogenides, *Ultramicroscopy*, **108** (2008) 1408-1419.
- [29] A. Redaelli, *et al.*, Material and process engineering challenges in Ge-rich GST for embedded
 PCM, *Materials Science in Semiconductor Processing*, 137 (2022) 106184.
- [30] L. Prazakova *et al.*, The effect of Ge content on structural evolution of Ge-rich GeSbTe alloys at
 increasing temperature, *Materialia*, **21** (2022) 101345.
- [31] M. Agati, *et al.*, Effects of surface oxidation on the crystallization characteristics of Ge-rich GeSb-Te alloys thin films, *Applied Surface Science*, **518** (2020) 146227.
- [32] S. Meister *et al.*, Void formation induced electrical switching in phase-change nanowires, *Nano letters*, 8 (2008) 4562-4567.
- [33] S. W. Nam *et al.*, Electrical wind force–driven and dislocation-templated amorphization in phase change nanowires, *Science*, 336 (2012) 1561-1566.

- [34] P. Nukala *et al.*, Direct observation of metal-insulator transition in single-crystalline germanium
 telluride nanowire memory devices prior to amorphization, *Nano letters*, 14 (2014) 2201-2209.
- [35] S. Meister, *et al.*, In situ transmission electron microscopy observation of nanostructural changes
 in phase-change memory, *ACS nano*, 5 (2011) 2742-2748.
- [36] K. Baek *et al.*, Microstructure-dependent DC set switching behaviors of Ge-Sb-Te-based phasechange random access memory devices accessed by in situ TEM, *NPG Asia Materials*, 7 (2015)
 e194-e194.
- 459 [37] Y. Xie *et al.*, Self-healing of a confined phase change memory device with a metallic surfactant
 460 layer, *Advanced Materials*, **30** (2018) 1705587.
- [38] S. H. Oh *et al.*, In situ TEM observation of void formation and migration in phase change memory
 devices with confined nanoscale Ge₂Sb₂Te₅, *Nanoscale Advances*, 2 (2020) 3841-3848.
- [39] R. Shao *et al.*, Direct observation of structural transitions in the phase change material Ge₂Sb₂Te₅,
 Journal of Materials Chemistry C, 4 (2008) 9303-9309.
- [40] R. Shao *et al.*, In situ TEM revealing pretreatment and interface effects in Ge₂Sb₂Te₅, *Applied Physics Letters*, **116** (2020) 222105.
- 467 [41] E. Snoeck *et al.*, Off-axial aberration correction using a B-COR for Lorentz and HREM modes,
 468 *Microscopy and Microanalysis*, **20** (2014) 932-933.
- [42] L. Zhang, *et al.*, Measuring electrical resistivity at the nanoscale in phase-change materials, *Nano Letters*, 24 (2024) 5913–5919.
- [43] P. W. Voorhees, Ostwald ripening of two-phase mixtures, *Annual Review of Materials Science*,
 22 (1992) 197-215.
- [44] V. Sousa *et al.*, Operation fundamentals in 12 Mb Phase Change Memory based on innovative Gerich GST materials featuring high reliability performance, *IEEE*, (2015) T98-T99.
- [45] R. Brunetti *et al.*, Time-domain analysis of chalcogenide threshold switching: From ns to ps scale,
 Frontiers in Physics, **10** (2022) 854393.
- [46] A. Bourgine *et al.*, On the charge transport mechanisms in Ge-rich GeSbTe alloys, *Solid-State Electronics*, **172** (2020) 107871.
- [47] M. Baldo *et al.*, Modeling of virgin state and forming operation in embedded phase change memory (PCM), presented at the 2020 IEEE International Electron Devices Meeting (IEDM), *IEEE*, (2020) 13-3.
- [48] D. Krebs *et al.*, Threshold field of phase change memory materials measured using phase change
 bridge devices, *Applied Physics Letters*, **95** (2009) 082101.
- [49] S. Lee *et al.*, A study on the temperature dependence of the threshold switching characteristics of Ge₂Sb₂Te₅, *Applied Physics Letters*, **96** (2010) 023501.
- [50] M. L. Gallo *et al.*, Evidence for thermally assisted threshold switching behavior in nanoscale
 phase-change memory cells, *Journal of Applied Physics*, **119** (2016) 025704.
- [51] D. Ielmini, Threshold switching mechanism by high-field energy gain in the hopping transport of
 chalcogenide glasses, *Physical Review B*, **78** (2008) 035308.
- 490 [52] P. Zuliani *et al.*, Engineering of chalcogenide materials for embedded applications of Phase
 491 Change Memory, *Solid-State Electronics*, 111 (2015) 27-31.
- 492 [53] Z. Sun *et al.*, Formation of large voids in the amorphous phase-change memory Ge₂Sb₂Te₅ alloy,
 493 *Physical review letters*, **102** (2009) 075504.
- 494 [54] D. Kang *et al.*, Analysis of the electric field induced elemental separation of Ge₂Sb₂Te₅ by transmission electron microscopy, *Applied Physics Letters*, **95** (2009) 011904.
- 496 [55] M. Rizzi *et al.*, Role of mechanical stress in the resistance drift of Ge₂Sb₂Te₅ films and phase
 497 change memories, *Applied Physics Letters*, **99** (2011) 223513.
- 498