



HAL
open science

Optimization of Non-Alloyed Backside Ohmic Contacts to N-Face GaN for Fully Vertical GaN-on-Silicon-Based Power Devices

Youssef Hamdaoui, Sofie S T Vandebroucke, Sondre Michler, Katir Ziouche, Matthias M Minjauw, Christophe Detavernier, Farid Medjdoub

► **To cite this version:**

Youssef Hamdaoui, Sofie S T Vandebroucke, Sondre Michler, Katir Ziouche, Matthias M Minjauw, et al.. Optimization of Non-Alloyed Backside Ohmic Contacts to N-Face GaN for Fully Vertical GaN-on-Silicon-Based Power Devices. *Micromachines*, 2024, 15, 10.3390/mi15091157 . hal-04722212

HAL Id: hal-04722212

<https://hal.science/hal-04722212v1>

Submitted on 4 Oct 2024

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.







L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.



Distributed under a Creative Commons Attribution 4.0 International License

Article

Optimization of Non-Alloyed Backside Ohmic Contacts to N-Face GaN for Fully Vertical GaN-on-Silicon-Based Power Devices

Youssef Hamdaoui ^{1,2,*} , Sofie S. T. Vandebroucke ² , Sondre Michler ³ , Katir Ziouche ¹,
Matthias M. Minjauw ² , Christophe Detavernier ²  and Farid Medjdoub ¹ 

¹ Institute of Electronics, Microelectronics and Nanotechnology, CNRS-IEMN, 59650 Lille, France; katir.ziouche@univ-lille.fr (K.Z.); farid.medjdoub@univ-lille.fr (F.M.)

² Department of Solid State Sciences, CoCooN Group, Ghent University, Krijgslaan 281/S1, B-9000 Ghent, Belgium; matthias.minjauw@ugent.be (M.M.M.); christophe.detavernier@ugent.be (C.D.)

³ Department Innovation Management Siltronic AG, Einsteinstraße 172, 81677 München, Germany; sondre.michler@siltronic.com

* Correspondence: youssef.hamdaoui@univ-lille.fr

Abstract: In the framework of fully vertical GaN-on-Silicon device technology development, we report on the optimization of non-alloyed ohmic contacts on the N-polar n+-doped GaN face backside layer. This evaluation is made possible by using patterned TLMs (Transmission Line Model) through direct laser writing lithography after locally removing the substrate and buffer layers in order to access the n+-doped backside layer. As deposited non-alloyed metal stack on top of N-polar orientation GaN layer after buffer layers removal results in poor ohmic contact quality. To significantly reduce the related specific contact resistance, an HCl treatment is applied prior to metallization under various time and temperature conditions. A 3 min HCl treatment at 70 °C is found to be the optimum condition to achieve thermally stable high ohmic contact quality. To further understand the impact of the wet treatment, SEM (Scanning Electron Microscopy) and XPS (X-ray Photoelectron Spectroscopy) analyses were performed. XPS revealed a decrease in Ga-O concentration after applying the treatment, reflecting the higher oxidation susceptibility of the N-polar face compared to the Ga-polar face, which was used as a reference. SEM images of the treated samples show the formation of pyramids on the N-face after HCl treatment, suggesting specific wet etching planes of the GaN crystal from the N-face. The size of the pyramids is time-dependent; thus, increasing the treatment duration results in larger pyramids, which explains the degradation of ohmic contact quality after prolonged high-temperature HCl treatment.

Keywords: GaN-on-Si; N-face N-GaN ohmic contact; backside contact; fully vertical; power devices



Citation: Hamdaoui, Y.; Vandebroucke, S.S.T.; Michler, S.; Ziouche, K.; Minjauw, M.M.; Detavernier, C.; Medjdoub, F. Optimization of Non-Alloyed Backside Ohmic Contacts to N-Face GaN for Fully Vertical GaN-on-Silicon-Based Power Devices. *Micromachines* **2024**, *15*, 1157. <https://doi.org/10.3390/mi15091157>

Academic Editor: Haiding Sun

Received: 19 August 2024

Revised: 8 September 2024

Accepted: 14 September 2024

Published: 15 September 2024



Copyright: © 2024 by the authors. Licensee MDPI, Basel, Switzerland. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>).

1. Introduction

Gallium nitride (GaN)-based material has shown outstanding potential as a candidate for future power devices overcoming Silicon (Si) and Silicon carbide (SiC) limitations such as physical properties or cost of fabrication. Indeed, high GaN epi-layer quality can be grown on Silicon substrate, benefiting from high electron mobility, a high electric field, and a large band gap at Silicon cost. However, reliability issues still plague well-established lateral GaN high-electron-mobility transistors (HEMTs) [1,2]. Furthermore, unlike SiC-based devices, larger device dimensions and no avalanche soft breakdown can be achieved, which slows down their market penetration for medium- and high-voltage (HV) applications (beyond 600 V voltage operation). Vertical GaN technology grown on low-cost foreign substrates is a promising solution for medium- and high-voltage applications. This technology relies on junctions to provide high and reliable performance while potentially allowing a low cost of fabrication [3–8]. In this frame, GaN P-N junction-based vertical structures offer

robust performance including avalanche breakdown capability and high current spreading while maintaining small device dimensions [3,9,10]. To maintain a low cost of fabrication, these devices can be grown on either Silicon or Sapphire substrate. In this case, most of the reported vertical GaN devices have a pseudo-vertical structure, where the backside layer is reached from the front side by dry etching. This structure is widely used since the process is relatively straightforward, as no backside processing is required to fabricate the discrete devices. On the other hand, unlike fully vertical structures, pseudo-vertical devices suffer from the so-called current crowding effect directly affecting the on-state behavior due to thermal dissipation issues [11]. It can be pointed out that this undesired effect scales with the device dimensions, increasing significantly the on-state resistance, which makes the fully vertical structure mandatory. The development of a fully vertical architecture based on GaN grown on Silicon or Sapphire substrate is challenging. Unlike Sapphire substrate, which implies the use of laser bonding [12] to obtain access to the backside n+ layer, the development of fully vertical GaN devices on Silicon substrate is achievable by means of a local substrate and buffer layer removal [13]. In this case, several challenges needed to be addressed including an optimized removal of Si and buffer layers without damaging the active device layers with a precise etching control to preserve the n+ layer thickness and the optimization of the backside ohmic contact by means of transmission line measurement. Indeed, one of the key challenges is the development of the backside ohmic contact on the n-face polarity of the n+-doped GaN layer. This change in the crystal polarity of GaN alters the physical properties of the material and influences device performance. Unlike the Ga-face (Figure 1b), the formation of low resistive ohmic contacts on the nitrogen face of the n+ layer is more complex due to the inversed polarity from the backside; the atom position in Wurtzite crystal of GaN is prone to high oxidation (Figure 1a) [14]. This problem is faced with the vertical GaN-on-GaN structure in the field of power electronics and optoelectronics [15–23] and also in the fully vertical GaN-on-Sapphire case [12]. However, this parameter has not been assessed on Silicon substrate due to the non-planar surface of the membrane, limiting the use of the standard lithography method. In this work, TLM lift-off inside GaN-on-Silicon membranes using laser direct lithography has been developed allowing proper characterization of the specific contact resistance on top of the n-face n+-doped GaN backside layer. The electrical results are supported by X-ray photoelectron spectroscopy (XPS) and scanning electron microscopy (SEM) analysis to reveal the impact of the wet treatment. Then, we propose a simple approach to overcome the limitation of the n-face n-GaN ohmic contact. A high-temperature HCl-based wet treatment of the GaN surface was developed, which significantly enhanced the ohmic contact quality under specific treatment conditions.




Figure 1. Side view diagram of the N-face (a) and Ga-face (b) GaN in the presence of oxygen atoms.

2. Device Fabrication and Characterization

A GaN-based PIN diode heterostructure was grown on a 6-inch Silicon substrate using metal-organic chemical vapor deposition (MOCVD). The GaN epitaxy started with the

growth of a thick buffer layer, followed by an 800 nm n+-doped GaN layer with a Si-doping concentration of $5 \times 10^{18} \text{ cm}^{-3}$. Subsequently, a 3.5 μm n-doped GaN drift layer was grown with a Si-doping concentration of $3 \times 10^{16} \text{ cm}^{-3}$, corresponding to a net doping of $9 \times 10^{15} \text{ cm}^{-3}$ considering the residual carbon concentration. The growth was completed with a p-type GaN layer on top, doped with $2 \times 10^{19} \text{ cm}^{-3}$ of Magnesium (Mg), resulting in a hole concentration of $3 \times 10^{17} \text{ cm}^{-3}$ as assessed by Hall effect measurements.

To avoid robustness issues of the membranes, the vertical GaN fabrication process started with the bonding of the front side on a Silicon substrate by thermal compression of gold at 300 °C (Figure 2a). The metal used for bonding was Ti (100 nm)/Au (200 nm), deposited by evaporation on both the Silicon substrate and the PIN diode frontside. The backside process began with thinning the Si substrate from 1 mm down to 150 μm , followed by the deposition and patterning of a thick resist layer using standard lithography. This resist layer served as a mask during the local removal of Si using deep reactive-ion etching. The buffer layer was subsequently removed using a Cl2 ICP (inductively coupled plasma)-based recipe. Due to the membrane’s critical etching depth, etching control is not trivial. Therefore, the etching time was calibrated by monitoring the electrical conductivity. Direct I(V) measurements on the surface (without metals) at 30 V resulted in the following current level for each layer: nA range for the buffer layers, mA range for the n+ layer, and μA range for the n- layer (Figure 3).




Figure 2. Schematic overview of the studied samples to characterize the ohmic contacts on N-face GaN layer, samples B–D (a), and Ga-face GaN layer, sample A (b).




Figure 3. Current versus etching time curves to control the etch depth.

Standard photolithography based on a hard mask to pattern the TLM through the resist was not feasible due to the large gap between the GaN membrane surface and the optical exposure level. Therefore, direct laser writing was applied to achieve the TLM patterns. The vertical device processing concluded with the deposition of a Ti (25 nm)/Al

(100 nm) contact layer using evaporation and subsequent lift-off on the backside (Figure 4). The aforementioned recipe was used to generate several samples from the same wafer avoiding any epi-variation. The various samples were used to define the design of the experiment prior to the deposition of the contact layer as follows:

- Control samples B1 and B2 were metalized without any treatment, with a delay of 10 min and 24 h after buffer etching, respectively.
- To investigate the time dependence, samples C1, C2, C3, and C4 were treated with HCl (37%) at 70 °C for 1 min, 2 min, 3 min, and 5 min prior to metallization, respectively.
- To investigate the temperature dependence, samples D1, D2, and D3 were treated with HCl (37%) for 1 min at room temperature, 55 °C, and 70 °C prior to metallization, respectively.
- An additional sample, referred to as sample A, was prepared with a pseudo-vertical structure. This configuration involved contacting the n+ layer from the front side on the Ga-face after ICP mesa etching (Figure 2b) to compare the Ti/Al ohmic contact quality with the N-face from the same GaN layer.




Figure 4. SEM and optical images of vertical GaN membranes with TLM patterns after metallization and lift-off. The rectangular membranes width are 1 mm, 3 mm, and 5 mm. The circular membrane diameters are 1 mm, 3 mm, and 5 mm.

Transmission line measurements (TLMs) were performed to assess the electrical quality of the ohmic contacts in all cases as described in [24,25]. Rectangular $50 \times 100 \mu\text{m}^2$ TLM pads were used with 5 μm , 10 μm , 15 μm and 20 μm contact spacing (Figure 4) to extract the specific contact resistance. I(V) measurements within the range of [−10 V; 10 V] between 10 μm contact spacing are used to compare the contact quality of the various applied treatments. KEITHLEY 2612B enabling both 2 probes and 4 probes measurements was employed for the extraction of I(V) measurements and specific contact resistance extraction, respectively.

In addition to electrical characterization, the samples were also structurally characterized using XPS and SEM. XPS analysis was performed right after the HCl treatment using a Sigma Probe instrument of Thermo Fisher Scientific Inc. with a base pressure of approximately 10^{-9} mbar. A monochromatic Al $K\alpha$ X-ray source was used as the excitation source. The spectra were calibrated by setting the N-Ga component in the N1s spectra to 397.7 eV [26–29]. Next, the O-Ga to Ga ratio in the Ga3d spectra was determined by fitting the spectra using CasaXPS (Casa Software Ltd. 2.3.26). The error on the atomic concentrations obtained via CasaXPS is typically estimated to be roughly 10% of the reported value. After XPS, SEM images were obtained from the samples using an FEI Quanta 200F instrument. Cross-sectional images were obtained after cleaving the samples.

3. Results

Figure 5a shows TLM measurements on the N-face for a 10 min delay between the buffer etching and the deposition of metal (sample B1). The IV characteristics reveal a poor linear behavior, although a rather high current of 100 mA at 4.5 V is observed resulting in $2.4 \times 10^{-4} \Omega \cdot \text{cm}^2$ -specific contact resistance. When increasing the delay to 24 h (sample B2),

the measured current drops to 40 mA at 5 V due to much higher specific contact resistance $>10^{-3} \Omega \cdot \text{cm}^2$. These results suggest that an oxidation phenomenon occurs during the delay time. An HCl (37%)-based wet treatment was developed with a temperature initially fixed at 70 °C in agreement with reported results in [30] demonstrating the need for high temperatures to efficiently remove the native oxide.




Figure 5. (a) TLM measurements of the N-face ohmic contact without treatment after various time durations between buffer etching and metal deposition. (b) N-face TLM measurements comparison of different HCl treatment times (0–5 min) at 70 °C.

Figure 5b shows the time dependence of the HCl wet treatment at 70 °C on the ohmic-specific contact resistance. Up to 3 min time duration (samples C1, C2, and C3), the HCl treatment significantly reduces the specific contact resistance down to $9 \times 10^{-6} \Omega \cdot \text{cm}^2$ without additional annealing (see Figure 6), making this approach fully compatible with any frontside post-process. On the other hand, when further increasing the treatment time up to 5 min and above (sample C4), the quality of the ohmic contacts severely deteriorates, and the extracted current drops dramatically, indicating a surface degradation due to prolonged treatment.




Figure 6. Rc versus time of treatment at 70 °C.

An additional test was performed in order to gain some initial insights into the thermal stability of the ohmic contacts. Sample C3 (using the optimum conditions of 3 min HCl treatment at 70 °C) was introduced in an oven in a rich N₂ environment at 300 °C for 1 h. Figure 7 shows the electrical current–voltage TLM measurements before and after 1 h thermal stress at 300 °C. The identical IV curves clearly indicate that the ohmic contacts are stable with no short-term impact of the temperature on the applied wet pretreatment.




Figure 7. TLM measurements of the N-face ohmic contact with HCl pretreatment before and after thermal stress for 1 h at 300 °C.

To observe the chemical modification of the GaN surface with the HCl treatment, various N-face and Ga-face samples were treated with HCl at 70 °C for time durations ranging between 1 and 20 min and immediately measured by XPS. The oxidation state of the surface can be determined by deconvoluting the Ga3d spectra into three peaks: Ga-N, Ga-O, and Ga-Ga at a binding energy of 20.0–20.1 eV, 20.5–21.0 eV, and 18.5–19.1 eV, respectively [26,27,29]. As an example, the deconvolution of the Ga3d spectrum of the 5 min HCl-treated N-face sample can be found in Figure 8a. Using these fits, the O-Ga-to-Ga ratio is then calculated and plotted as a function of HCl treatment time at 70 °C in Figure 8b. The data show that the untreated N-face is oxidized to a greater extent than the untreated Ga-face. In addition, the HCl treatment is observed to reduce the N-face upon treatment time, while even after a treatment time of 20 min, the Ga-face remains roughly unaffected. These findings correspond well to the electrical results, showing no impact of the HCl treatment on the Ga-face, while an initial increase in contact quality is found upon removal of the Ga-O surface species for the N-face. The latter is also in agreement with the literature, reporting that the removal of native oxide from the GaN surface is crucial to obtaining low-resistance ohmic contacts [19,31].




Figure 8. (a) Ga3d spectra of the 5 min HCl-treated N-face sample demonstrating how the spectra are fitted. (b) O-Ga/Ga ratio in the Ga3d spectra as measured by XPS as a function of HCl treatment time at 70 °C for N-face (squares) and Ga-face (circles).

SEM images display that the HCl treatment not only reduces the N-face but can also be associated with the formation of hexagonal pyramid-shaped features at the surface, as displayed in Figure 9. While the Ga-face again remains unaffected even after the 20 min HCl treatment at 70 °C (Figure 9d), the features are observed to enlarge upon treatment time for the N-face (Figure 9a–c). After the 5 min HCl treatment, the height and width of the features are estimated to be approximately 128 nm and 166 nm, respectively (Figure 9e). Similarly, [32] report the formation of sixfold nanopyramids on N-face GaN

after etching for 45 min in 2 M KOH at 90 °C, whereas the Ga-face is observed to remain smooth. Their observations demonstrate that the hexagonal pyramid shape originates from the preferential etching of crystalline planes. Also, [33,34] report the formation of pyramid shapes that are observed to increase over time after etching in heated KOH or H₃PO₄ solutions.




Figure 9. SEM images of the HCl-treated GaN surfaces.

The formation of these features is accompanied by an increase in the roughness of the surface. Hypothetically, this increase in roughness might explain why the 5 min HCl-treated sample behaves poorly in comparison to the 3 min HCl-treated sample as observed by TLM. This would suggest that an optimal HCl treatment time exists on N-face GaN, showing the perfect trade-off between native oxide removal and surface roughness increase to obtain the lowest specific contact resistance.

Figure 10a compares TLM measurements of different samples treated with HCl for 1 min at various temperatures to study the impact of treatment temperature on the ohmic contact quality. Sample B2 is the control sample without any treatment. It can be observed that room temperature (RT) treatment (sample D1) improves the TLM characteristics with a higher current. This is also the case for the 55 °C treatment (sample D2), which still delivers high specific contact resistance $>10^{-3} \Omega \cdot \text{cm}^2$. The most effective treatment temperature was found to be 70 °C (sample C1), resulting in a significantly improved current level with an associated specific contact resistance of $7\text{--}8 \cdot 10^{-5} \Omega \cdot \text{cm}^2$. It is important to note

that additional samples were treated with longer treatment times at RT and 55 °C, but the ohmic-specific contact resistance never reached the ones achieved at 70 °C.




Figure 10. (a) N-face TLM measurements for samples treated with HCl treatment at different temperatures (RT, 55 °C, and 70 °C) (b) Ga-face TLM measurements comparison with and without HCl treatment.

For a fair benchmark, specific contact resistance on the Ga-face n+ GaN layer was measured with (sample A1) and without HCl treatment at 70 °C (sample A2) (Figure 10b). Despite the absence of pretreatment, Ga-face-specific contact resistance is comparable to the N-face in sample B1 immediately between buffer etching and metallization. Furthermore, no impact of HCl wet treatment at 70 °C was observed on the Ga-face ohmic contacts that generally require extra annealing to further reduce the specific contact resistance. These results confirm that the properties of N-face are significantly different from those of the Ga-face GaN layer, suggesting that the native oxide of the N-face GaN layer is the major factor influencing the ohmic contact quality but can be mitigated using a proper wet pretreatment without any annealing.

Table 1 summarizes the sample while indicating the polarity, the treatment, and the extracted specific contact resistance.

Table 1. Summary of the samples, polarity, and the specific contact resistance.

Sample	Polarity	Treatment	Specific Contact Resistance ($\Omega \cdot \text{cm}^2$)
A1	Ga face	No treatment	10^{-4}
A2	Ga face	No treatment	10^{-4}
B1 (no delay)	N face	No treatment	2.4×10^{-4}
B2 (24 H delay)	N face	N treatment	High
C1	N face	1 min 70 °C of HCL	$7\text{--}8 \times 10^{-5}$
C2	N face	2 min 70 °C of HCL	3.3×10^{-6}
C3	N face	3 min 70 °C of HCL	9×10^{-6}
C4	N face	5 min 70 °C of HCL	High
D1	N face	1 min RT of HCL	High
D2	N face	1 min 55 °C of HCL	High

4. Conclusions

In this work, N-face backside ohmic contacts in fully vertical GaN-on-Silicon PIN diodes are assessed. Direct laser writing lithography enabled TLMs inside the membrane to be patterned, as standard photolithography could not be used in this frame. TLM

measurements from as-deposited metal stacks showed high specific contact resistance, which degrades over time between membrane opening and metal deposition. This suggests a gradual oxidation of the N-face GaN. Therefore, an HCl treatment was developed and found to be effective in reducing specific contact resistance and improving the maximum current. The optimum HCl treatment was found to be 3 min at 70 °C while the contacts were severely degraded for a longer time. It can be pointed out that short-term thermal stability up to 300 °C shows no degradation of the optimized ohmic contacts. XPS analysis revealed a clear reduction in Ga-oxide with the HCl treatment. Moreover, SEM images showed the formation of pyramids, especially for prolonged HCl treatment, explaining ohmic contact drastic degradation for a longer time. Finally, it has also been shown that the treatment temperature of 70 °C is critical as far less improvement occurs when the temperature is reduced. This simple approach can be used for fabricating any type of fully vertical GaN-on-Silicon devices as no extra annealing is required to achieve negligible backside-specific contact resistance and, thus, is fully compatible with frontside processing.

Author Contributions: Conceptualization, Y.H. and F.M.; methodology, Y.H., K.Z., S.S.T.V. and F.M.; software, Y.H. and S.S.T.V.; validation, Y.H., K.Z., F.M., S.S.T.V., M.M.M., C.D. and S.M.; formal analysis, Y.H., S.S.T.V. and M.M.M.; investigation, Y.H., K.Z., F.M., S.S.T.V., M.M.M., C.D. and S.M.; resources, F.M. and C.D.; data curation, Y.H.; writing—original draft preparation, Y.H. and S.S.T.V.; writing—review and editing, all authors; visualization, Y.H.; supervision, F.M. and C.D.; project administration, F.M.; funding acquisition, C.D. and F.M. All authors have read and agreed to the published version of the manuscript.

Funding: This project has received funding from the ECSEL Joint Undertaking (JU) under grant agreement No 101007229. The JU receives support from the European Union’s Horizon 2020 research and innovation programme and Germany, France, Belgium, Austria, Sweden, Spain, and Italy. This work was also supported by the French RENATECH Network.

Data Availability Statement: The data presented in this work are available within the article.

Conflicts of Interest: The authors declare no conflict of interest.

References

1. Abid, I.; Canato, E.; Meneghini, M.; Meneghesso, G.; Cheng, K.; Medjdoub, F. GaN-on-Silicon Transistors with Reduced Current Collapse and Improved Blocking Voltage by Means of Local Substrate Removal. *Appl. Phys. Express* **2021**, *14*, 036501. [[CrossRef](#)]
2. Mishra, U.K.; Parikh, P.; Wu, Y.-F. AlGaIn/GaN HEMTs—an Overview of Device Operation and Applications. *Proc. IEEE* **2002**, *90*, 1022–1031. [[CrossRef](#)]
3. Hamdaoui, Y.; Abid, I.; Michler, S.; Ziouche, K.; Medjdoub, F. Demonstration of Avalanche Capability in 800 V Vertical GaN-on-Silicon Diodes. *Appl. Phys. Express* **2023**, *17*, 016503. [[CrossRef](#)]
4. Brusaterra, E.; Bahat Treidel, E.; Brunner, F.; Wolf, M.; Thies, A.; Würfl, J.; Hilt, O. Optimization of Vertical GaN Drift Region Layers for Avalanche and Punch-Through Pn-Diodes. *IEEE Electron Device Lett.* **2023**, *44*, 388–391. [[CrossRef](#)]
5. Abdul Khadar, R.; Liu, C.; Zhang, L.; Xiang, P.; Cheng, K.; Matioli, E. 820-V GaN-on-Si Quasi-Vertical p-i-n Diodes with BFOM of 2.0 GW/cm². *IEEE Electron Device Lett.* **2018**, *39*, 401–404. [[CrossRef](#)]
6. Guo, X.; Zhong, Y.; Zhou, Y.; Chen, X.; Yan, S.; Liu, J.; Sun, X.; Sun, Q.; Yang, H. 1200-V GaN-on-Si Quasi-Vertical p-n Diodes. *IEEE Electron Device Lett.* **2022**, *43*, 2057–2060. [[CrossRef](#)]
7. Jia, F.; Ma, X.; Yang, L.; Zhang, X.; Hou, B.; Zhang, M.; Wu, M.; Niu, X.; Du, J.; Liu, S.; et al. 930V and Low-Leakage Current GaN-on-Si Quasi-Vertical PiN Diode with Beveled-Sidewall Treated by Self-Aligned Fluorine Plasma. *IEEE Electron Device Lett.* **2022**, *43*, 1400–1403. [[CrossRef](#)]
8. Harrison, S.E.; Shao, Q.; Frye, C.D.; Voss, L.F.; Nikolic, R.J. 1.1 kV Vertical p-i-n GaN-on-Sapphire Diodes. In Proceedings of the 2018 76th Device Research Conference (DRC), Santa Barbara, CA, USA, 24–27 June 2018; pp. 1–2.
9. Aktas, O.; Kizilyalli, I.C. Avalanche Capability of Vertical GaN P-n Junctions on Bulk GaN Substrates. *IEEE Electron Device Lett.* **2015**, *36*, 890–892. [[CrossRef](#)]
10. Fu, K.; He, Z.; Yang, C.; Zhou, J.; Fu, H.; Zhao, Y. GaN-on-GaN p-i-n Diodes with Avalanche Capability Enabled by Eliminating Surface Leakage with Hydrogen Plasma Treatment. *Appl. Phys. Lett.* **2022**, *121*, 092103. [[CrossRef](#)]
11. Zhang, Y.; Dadgar, A.; Palacios, T. Gallium Nitride Vertical Power Devices on Foreign Substrates: A Review and Outlook. *J. Phys. D Appl. Phys.* **2018**, *51*, 273001. [[CrossRef](#)]
12. Qi, W.; Zhou, F.; Ma, T.; Xu, W.; Zhou, D.; Ren, F.; Chen, D.; Zhang, R.; Zheng, Y.; Lu, H. 0.58 mΩ·cm²/523 V GaN Vertical Schottky Barrier Diode with 15.6 kA/cm² Surge Current Enabled by Laser Lift-Off/Annealing and N-Ion Implantation. *IEEE Electron Device Lett.* **2024**, *45*, 964–967. [[CrossRef](#)]

13. Zhang, Y.; Yuan, M.; Chowdhury, N.; Cheng, K.; Palacios, T. 720-V/0.35-mΩ·cm² Fully Vertical GaN-on-Si Power Diodes by Selective Removal of Si Substrates and Buffer Layers. *IEEE Electron Device Lett.* **2018**, *39*, 715–718. [[CrossRef](#)]
14. Zywiets, T.K.; Neugebauer, J.; Scheffler, M. The Adsorption of Oxygen at GaN Surfaces. *Appl. Phys. Lett.* **1999**, *74*, 1695–1697. [[CrossRef](#)]
15. Chung, R.B.; Chen, H.-T.; Pan, C.-C.; Ha, J.-S.; DenBaars, S.P.; Nakamura, S. The Polarization Field Dependence of Ti/Al Based Ohmic Contacts on N-Type Semipolar GaN. *Appl. Phys. Lett.* **2012**, *100*, 091104. [[CrossRef](#)]
16. Jang, T.; Lee, S.N.; Nam, O.H.; Park, Y. Investigation of Pd/Ti/Al and Ti/Al Ohmic Contact Materials on Ga-Face and N-Face Surfaces of n-Type GaN. *Appl. Phys. Lett.* **2006**, *88*, 193505. [[CrossRef](#)]
17. Young Moon, S.; Ho Son, J.; Jin Choi, K.; Lee, J.-L.; Jang, H.W. Indium as an Efficient Ohmic Contact to N-Face n-GaN of GaN-Based Vertical Light-Emitting Diodes. *Appl. Phys. Lett.* **2011**, *99*, 202106. [[CrossRef](#)]
18. Seo, H.; Cha, Y.-J.; Islam, A.B.M.H.; Kwak, J.S. Improvement of Ti/Al Ohmic Contacts on N-Face n-Type GaN by Using O₂ Plasma Treatment. *Appl. Surf. Sci.* **2020**, *510*, 145180. [[CrossRef](#)]
19. Motayed, A.; Jah, M.; Sharma, A.; Anderson, W.T.; Litton, C.W.; Mohammad, S.N. Two-Step Surface Treatment Technique: Realization of Nonalloyed Low-Resistance Ti/Al/Ti/Au Ohmic Contact to n-GaN. *J. Vac. Sci. Technol. B Microelectron. Nanometer Struct. Process. Meas. Phenom.* **2004**, *22*, 663–667. [[CrossRef](#)]
20. Redaelli, L.; Muhin, A.; Einfeldt, S.; Wolter, P.; Weixelbaum, L.; Kneissl, M. Ohmic Contacts on N-Face n-Type GaN after Low Temperature Annealing. *IEEE Photon. Technol. Lett.* **2013**, *25*, 1278–1281. [[CrossRef](#)]
21. Zhou, R.; Feng, M.; Wang, J.; Zhong, Y.; Sun, Q.; Liu, J.; Huang, Y.; Zhou, Y.; Gao, H.; Ikeda, M.; et al. Effect of Surface Stoichiometry on the Non-Alloyed Ohmic Contact to N-Face n-GaN. *Solid-State Electron.* **2020**, *171*, 107863. [[CrossRef](#)]
22. Fogarassy, Z.; Wójcicka, A.; Cora, I.; Rácz, A.S.; Grzanka, S.; Dodony, E.; Perlin, P.; Borysiewicz, M.A. Structural and Electrical Investigation of Al/Ti/TiN/Au Based N-Face n-GaN Contact Stack. *Mater. Sci. Semicond. Process.* **2024**, *175*, 108250. [[CrossRef](#)]
23. Khachariya, D.; Szymanski, D.; Sengupta, R.; Reddy, P.; Kohn, E.; Sitar, Z.; Collazo, R.; Pavlidis, S. Chemical Treatment Effects on Schottky Contacts to Metalorganic Chemical Vapor Deposited N-Type N-Polar GaN. *J. Appl. Phys.* **2020**, *128*, 064501. [[CrossRef](#)]
24. Grover, S.; Sahu, S.; Zhang, P.; Davis, K.O.; Kurinec, S.K. Standardization of Specific Contact Resistivity Measurements Using Transmission Line Model (TLM). In Proceedings of the 2020 IEEE 33rd International Conference on Microelectronic Test Structures (ICMTS), Edinburgh, UK, 4–18 May 2020; pp. 1–6.
25. Reeves, G.K.; Harrison, H.B. Obtaining the Specific Contact Resistance from Transmission Line Model Measurements. *IEEE Electron Device Lett.* **1982**, *3*, 111–113. [[CrossRef](#)]
26. Grodzicki, M.; Rousset, J.-G.; Ciechanowicz, P.; Piskorska-Hommel, E.; Hommel, D. XPS Studies on the Role of Arsenic Incorporated into GaN. *Vacuum* **2019**, *167*, 73–76. [[CrossRef](#)]
27. Li, D.; Sumiya, M.; Fuke, S.; Yang, D.; Que, D.; Suzuki, Y.; Fukuda, Y. Selective Etching of GaN Polar Surface in Potassium Hydroxide Solution Studied by X-ray Photoelectron Spectroscopy. *J. Appl. Phys.* **2001**, *90*, 4219–4223. [[CrossRef](#)]
28. Prabhakaran, K.; Andersson, T.G.; Nozawa, K. Nature of Native Oxide on GaN Surface and Its Reaction with Al. *Appl. Phys. Lett.* **1996**, *69*, 3212–3214. [[CrossRef](#)]
29. Kushvaha, S.S.; Kumar, M.S.; Shukla, A.K.; Yadav, B.S.; Singh, D.K.; Jewariya, M.; Ragam, S.R.; Maurya, K.K. Structural, Optical and Electronic Properties of Homoepitaxial GaN Nanowalls Grown on GaN Template by Laser Molecular Beam Epitaxy. *RSC Adv.* **2015**, *5*, 87818–87830. [[CrossRef](#)]
30. Choi, B.S.; Um, J.H.; Eom, H.J.; Jeon, D.-W.; Hwang, S.; Kim, J.K.; Yun, Y.H.; Cho, H. Wet etching of α-Ga₂O₃ epitaxy film using a HCl-based solution. *J. Korean Cryst. Growth Cryst. Technol.* **2022**, *32*, 40–44. [[CrossRef](#)]
31. Jang, J.-S.; Park, S.-J.; Seong, T.-Y. Effects of Surface Treatment on the Electrical Properties of Ohmic Contacts to (In)GaN for High Performance Optical Devices. *Phys. Stat. Sol. (A)* **2002**, *194*, 576–582. [[CrossRef](#)]
32. Ng, H.M.; Weimann, N.G.; Chowdhury, A. GaN Nanotip Pyramids Formed by Anisotropic Etching. *J. Appl. Phys.* **2003**, *94*, 650–653. [[CrossRef](#)]
33. Jung, Y.; Ahn, J.; Baik, K.H.; Kim, D.; Pearton, S.J.; Ren, F.; Kim, J. Chemical Etch Characteristics of N-Face and Ga-Face GaN by Phosphoric Acid and Potassium Hydroxide Solutions. *J. Electrochem. Soc.* **2011**, *159*, H117–H120. [[CrossRef](#)]
34. Han, S.-C.; Kim, J.-K.; Kim, J.Y.; Kim, K.-K.; Tampo, H.; Niki, S.; Lee, J.-M. Formation of Hexagonal Pyramids and Pits on V-/VI-Polar and III-/II-Polar GaN/ZnO Surfaces by Wet Etching. *J. Electrochem. Soc.* **2010**, *157*, D60. [[CrossRef](#)]

Disclaimer/Publisher’s Note: The statements, opinions and data contained in all publications are solely those of the individual author(s) and contributor(s) and not of MDPI and/or the editor(s). MDPI and/or the editor(s) disclaim responsibility for any injury to people or property resulting from any ideas, methods, instructions or products referred to in the content.