

# A concurrency model based on monadic interpreters: executable semantics for a concurrent subset of LLVM IR

Nicolas Chappe, Ludovic Henrio, Yannick Zakowski

## ▶ To cite this version:

Nicolas Chappe, Ludovic Henrio, Yannick Zakowski. A concurrency model based on monadic interpreters: executable semantics for a concurrent subset of LLVM IR. 2024. hal-04594073

## HAL Id: hal-04594073 https://hal.science/hal-04594073v1

Preprint submitted on 30 May 2024

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

# A concurrency model based on monadic interpreters (draft)

## <sup>3</sup> Executable semantics for a concurrent subset of LLVM IR

- <sup>₄</sup> Nicolas Chappe ⊠ <sup>[0]</sup>
- 5 Univ Lyon, ENS de Lyon, UCBL, CNRS, Inria, LIP, F-69342, LYON Cedex 07, France
- 6 Ludovic Henrio 🖂 回
- 7 Univ Lyon, ENS de Lyon, UCBL, CNRS, Inria, LIP, F-69342, LYON Cedex 07, France

## 8 Yannick Zakowski 🖂 回

9 Univ Lyon, ENS de Lyon, UCBL, CNRS, Inria, LIP, F-69342, LYON Cedex 07, France

## 10 — Abstract

Monadic interpreters have gained increasing attention as a powerful tool for modeling and reasoning about first order languages. In particular in the Coq ecosystem, the Choice Tree (CTrees) library provides generic tools to craft such monadic interpreters while supporting concurrency with nodes encoding non-deterministic choice. This monadic approach allows the definition of programming language semantics that is *modular*, *compositional* and *executable*.

This paper demonstrates the use of CTrees to formalize semantics for concurrency and weak 16 memory models in Coq. Our semantics is built in successive stages, interpreting each aspect of 17 the semantics separately. We instantiate the approach by defining the semantics of a minimal 18 concurrent subset of LLVM IR with a memory model based on Kang et al's work on Promising 19 Semantics, but the modularity of the approach makes it possible to plug a different source language 20 or memory model by changing a single interpretation phase. By leveraging new results on the 21 notions of (bi)similarity of CTrees, we establish the equational theory of our constructions, and show 22 how to transport equivalences through our layered construction. Finally, our model is executable, 23 hence we can test the semantics by extraction to OCaml. 24

25 2012 ACM Subject Classification Author: Please fill in 1 or more \ccsdesc macro

<sup>26</sup> Keywords and phrases semantics, concurrency, Coq, LLVM

27 Digital Object Identifier 10.4230/LIPIcs...

## 28 **1** Introduction

In recent years, large-scale verification of industrial-strength software has become increasingly common [52] following the inspirational success of CompCert [38] in Coq, or CakeML [32] in Isabelle/HOL. However, such developments still require a tremendous amount of expertise and efforts. A significant body of work hence seeks to simplify this task, whether through richer semantic foundations [6, 11], or through richer proof principles [29, 56, 63].

In the Coq ecosystem, the Interaction Trees (ITree) library by Xia et al. [58, 59] has 34 been influential over the recent years as a rich semantic toolbox for modelling first order 35 languages. Inspired by advances in denotational semantics [8, 18, 47], the library provides 36 an implementation of a coinductive variant of the freer monad [28]. This library provides 37 access to monadic programming over symbolic events, tail recursive and general recursion, 38 and interpretation of effects into monadic transformers in the style of one-shot algebraic 39 effects. Concerning proofs, a rich theory of weak bisimilarity of computations enables both 40 equational reasoning, and relational Hoare-style program logics. The approach has been 41 used to model and verify a wide range of applications, such as networked servers [30, 62], 42 transactional objects [39], non-interference [55], or memory-safe imperative programs [19]. 43



 O Author: Please provide a copyright holder; licensed under Creative Commons License CC-BY 4.0
 Leibniz International Proceedings in Informatics

LIPICS Schloss Dagstuhl – Leibniz-Zentrum für Informatik, Dagstuhl Publishing, Germany

The largest application of the approach is arguably embodied by the Vellvm project. 44 This project aims to formalize LLVM IR, the intermediate representation at the heart of the 45 LLVM compilation infrastructure [35], and build verified tools upon it. LLVM IR is both 46 the target language of a wide range of source languages, from C/C++ and Rust to Haskell, 47 and an intermediate representation that targets most architectures. As such, investing effort 48 into its verification is particularly worthwhile, as it takes part in the trusted codebase of an 49 enormous range of projects. In a nutshell, the language itself is a low level language based 50 on SSA-formed mutually recursive control flow graphs with a low level memory model. 51

While the Vellvm project takes its roots over a decade ago [64, 65], Zakowski et al. have restarted the project on denotational foundations using the ITree library [60]. The approach has been celebrated by Zakowski et al. through the mantra "a compositional, modular, and *executable semantics*". Compositional in that it is built by structural recursion on the syntax, and defines the meaning of open programs. Modular in that it defines and compose the semantics of each effect as independent handlers. Executable in that the model allows for the extraction of a verified executable interpreter suitable for testing.

Despite its success, the project presents a major blind spot: it strictly restricts itself to sequential computations, ruling out entirely any modelling of concurrency. This shortcoming is particularly regrettable in that concurrency bugs are particularly difficult to detect by nature, being hard to reproduce trough testing. In this paper, we pave the road towards addressing this limitation. More specifically, we raise the following question: can a monadic model be built for a language such as LLVM IR in the presence of threads against a weak memory model? We answer positively by implementing one such model in Coq.

To achieve this result, we build on Chappe et al's recently introduced *Choice Trees* (CTrees) [10]. CTrees are a variant of ITrees, where the monad not only provide support for divergence, but also non-determinism. Chappe et al. demonstrate how this is sufficient to build trace models for concurrency, illustrating the approach on CCS and a simple imperative language with cooperative scheduling.

<sup>71</sup> To model concurrency in the context of LLVM IR, we provide the following.

We build a semantic model for a concurrent language (Section 3) by composing four
 passes: (1) representation into CTrees, (2) implementation of intra-thread effects, (3)
 interleaving of threads, and (4) implementation of inter-thread effects.

<sup>75</sup> We apply our approach to  $\mu_{IR}^{thread}$ , a simplified version of LLVM IR with support for <sup>76</sup> thread creation (Section 3.2) and a weak memory model based on Kang et al's work on <sup>77</sup> Promising Semantics [24] (Section 3.6).

We develop a meta-theory, showing in particular how equivalence of programs is transported
 across interpretation, which provides a simple proof method for a class of thread-local
 optimizations (Section 5).

<sup>81</sup> We derive an executable version of the semantics from our model (Section 4).

We also demonstrate how the modularity of the approach enables flexible reuse of the interpretation passes. Our results are formalized in the Coq proof assistant, and provided as an open source artifact.<sup>1</sup>

<sup>&</sup>lt;sup>1</sup> https://github.com/micro-vellvm-concurrency/micro-vellvm-concurrency

## 85 2 Context

## 86 2.1 Memory models and LLVM IR orderings

In a concurrent setting, the semantics of accesses to a shared memory can be particularly subtle. Indeed, modern architectures such as ARM do not ensure *sequential consistency* (SC) (i.e., writes to memory are immediately visible to all threads).

In turn, modern programming languages adopt memory models *weaker* than SC (i.e. allowing more behaviors) to enable efficient compilation to such targets. Otherwise, synchronization statements (e.g., fences) have to be injected by a compiler targetting hardware with a weaker memory model in order to ensure that the compilation does not introduce unexpected behaviors. These additional synchronizations induce a run-time performance penalty.

Intermediate representations for compilers such as LLVM IR are at the convergence of such constraints: they must support models allowing an efficient compilation both to a wide range of hardware, as well as from the vast majority of source languages. To accommodate for the diversity of front-ends it supports, LLVM IR's atomic memory access and fence instructions support a *memory ordering* annotation that specifies the degree of atomicity of the instruction. We sum up their semantics below, and refer the interested reader to the LLVM language reference for further information<sup>2</sup>.

Regular loads and stores, with no annotation,<sup>3</sup> offer little atomicity guarantees. They are
 unsafe in a concurrent setting, unless another form of synchronization such as fences or
 mutexes is used. In most cases, data races involving a non-atomic operation return an
 undefined value.

The Unordered ordering corresponds to the Java memory model. It guarantees that a load returns a defined value that comes from a memory write to the same address, but it still offers little guarantee on which value is chosen.

The *Monotonic* ordering corresponds to the relaxed C/C++ memory model. It enforces a total ordering on memory accesses to the same memory location, but not on those to different memory locations. It is slightly stronger than unordered accesses. For most weak hardware memory models, this ordering is the strongest one that can be efficiently compiled to machine code without introducing additional fences.

The Acquire, Release and AcquireRelease orderings are based on their C/C++ counterparts. They offer synchronization guarantees on memory akin to mutexes. When an acquire operation synchronizes with a prior release operation (for instance, an acquire read reads a value that comes from a release write), all the writes visible to the releasing thread become visible to the acquiring thread.

<sup>119</sup> *SequentiallyConsistent* is the strongest LLVM IR ordering. When used exclusively, it <sup>120</sup> guarantees global sequential consistency.

Consider the litmus test in Listing 1 for illustration. Assuming @x is atomically initialized to 0, the non-atomic load of thread B (line B.2) may return undef as it can read both the initial 0 or the 2 from (A.1). By contrast, the monotonic load will have a defined result, either 0 or 2, because it is atomic. Assuming the acquire fence (B.3) synchronizes with the release fence (A.2), all the stores visible to thread A at the time of the fence become visible to thread B, which implies that the final load at (B.4) unambiguously returns 2.

<sup>2</sup> https://llvm.org/docs/LangRef.html

<sup>&</sup>lt;sup>3</sup> In  $\mu_{IR}^{thread}$ , we use the annotation *not\_atomic* for uniformity.

|                         | thread B                   |
|-------------------------|----------------------------|
| thread A                | 1 % 1 = load @x            |
| 1 store monotonic 2, 0x | 2 %2 = load monotonic $@x$ |
| 2 fence release         | 3 fence acquire            |
|                         | 4 %3 = load @x             |

**Listing 1** Fragment of an LLVM IR program with 2 threads running in parallel (simplified syntax).

thread B

thread A

| 1 | store monotonic | 2, | 0x | ; | t =2 | 1 | store monotonic 2, @y | ; | t =2 |
|---|-----------------|----|----|---|------|---|-----------------------|---|------|
| 2 | store monotonic | 1, | @y | ; | t =1 | 2 | store monotonic 1, @x | ; | t=1  |
| 3 | %a = load @y    |    |    | ; | t=1  | 3 | %b = load @x          | ; | t=1  |

**Listing 2** Fragment of an LLVM IR program with 2 threads (simplified syntax). The comments indicate a possible assignment of timestamps at which load and store operations occur.

### 127 2.2 Promising Semantics

We seek a formal memory model that supports the different LLVM IR memory access operations (read, write, read-modify-write and fence) and orderings. We furthermore need the model to be *operational*: by defining locally the next available transitions of the system, such models fit better in the CTree formalism. Promising Semantics [24] is one such operational weak memory model, and has been extensively studied over the past few years [37, 13, 36, 61].

In its most basic form, Promising semantics uses two components to model a shared memory: a global set of *messages* and per-thread *views*. The set of *messages* materializes the past writes to memory. A message mainly contains an address, a value, and a timestamp. The timestamps have a per-address semantics in the sense that each memory address has its own totally ordered timeline of its past stores.

The global Promising state also contains thread states. Each thread has a *view* that remembers for each address the timestamp of its last performed operation. The timestamps in the view of a given thread can only increase over time, but not necessarily to the maximal possible timestamp. We omit here details about additional views stored in global state, thread states and messages, used for sequentially consistent and acquire/release accesses. The example in Listing 2, adapted from [24], demonstrates how timestamps enable store-store reordering in Promising semantics. *a* and *b* can both be assigned 1 in the same execution.

We stress that this short description of promising semantics is simplified. The full-fledged promising semantics supports two other important features. First, timestamps are actually intervals of the form (from, to], this allows modelling read-modify-write operations. Second, promising semantics also supports load-store reorderings thanks to *promises*. At any point of an execution, a thread can promise that it will later write some value to some address at some timestamp. Other threads accessing this address can read from this promise as if the future write had already happened. Finally, every promise has to be eventually fulfilled.

We only support the first of these two features in our implementation, as described in Section 3.6. This allows us to support all the orderings of a acquire/release semantics, but not the load-store reorderings allowed in the monotonic ordering.



**Figure 1** The four kinds of nodes in values of type ctree E B X. r value of type X, e external event taken from E, and b external or internal branching taken from B. The edge labels hint at the LTS the structure represents.

## 155 2.3 Choice Trees

CTrees, introduced in [10], is a Coq library providing a coinductive [49] data-structure 156 ctree E B X of potentially infinite trees. As illustrated in Figure 1, values of this type exhibit 157 four kinds of nodes: leaves carrying values of type X, external events (Vis) taken from the 158 signature E, and two variants of nondeterministic branching (BrD and BrS) taken from the 159 signature  $B^4$ . A signature is a family of types: for instance, an event e : E nat indicates the 160 effect expects back a natural number, and hence that the node in the tree branches over nat. 161 While external events encode observable computation transitions, non-deterministic 162 branches have no visible behaviour, but are still further distinguished depending on their 163 visibility. BrS nodes encode a computational step whose existence can be observed (denoted 164 by the presence of a  $\tau$  label in Figure 1), while BrD nodes are truly invisible, capturing a

by the presence of a  $\tau$  label in Figure 1), while BrD nodes are truly invisible, capturing a proper internal non-deterministic transition. We typically work with a baseline of branching choices B01 allowing for representing stuck processes (a BrD node with no successor), silent guards (Guard, a BrD node with a single successor), and stepping guards (Step, a BrS node with a single successor). We write +' for the disjoint sum of signatures.

CTrees come with similar combinators as ITrees. It forms a monad, with the traditional 170 ret and bind constructs. It supports iteration, via the combinator iter f i that iterates a 171 loop body f, starting from i, until an exit signal is reached. Crucial to the construction of 172 models based on these libraries, CTrees also support an interp h primitive, that captures 173 the structure is *free* in the parameter E. Given a *handler* h, that is an implementation of 174 the external events from E into an appropriate monad M, the function interp h t recursively 175 applies h over the tree t. The resulting monadic computation therefore corresponds to the 176 initial tree, where external events are now implemented internally. 177

Equivalence of CTrees is implemented as strong bisimilarity over the labelled transition system (LTS) sketched in Figure 1. There is no label on BrD nodes: they are not visible in the resulting LTS. The strong bisimulation game hence treats BrD nodes in a manner reminiscent of weak bisimulation, albeit subtly different: we refer the interested reader to [10].

## <sup>182</sup> **3** Concurrent semantics for a subset of LLVM IR

This section introduces our approach to formalize concurrency and memory models as monadic interpreters. The approach is applied to a subset of LLVM IR focused on concurrency: an assembly-like language with concurrent memory accesses and functions that can be spawned with C-style thread creation and joining. Note however that beyond this concrete application, the principles and the tools we develop are applicable to other concurrent languages.

<sup>&</sup>lt;sup>4</sup> The B parameter was not present in [10], as branching was implicitly over finite sets fin n. We base our work on a later, more general version of the library.



**Figure 2** The interpretation stack: signatures (left) and simplified example (right). Black nodes represent events (Vis), brown ones stepping branches (BrS), and gray ones silent branches (BrD). Ret nodes are omitted, and dotted lines indicate further omitted nodes.

In the remainder of this section, we first give a bird's eye view of our approach, before specifying the source language we consider, and defining its semantic model.

## <sup>190</sup> 3.1 A semantic model built as an interpretation stack

Figure 2 illustrates the construction of the semantic model. It is structured into successive stages of interpretation, from a source language ( $\mu_{IR}^{thread}$  in our case study, introduced hereafter) all the way down to our semantic domain  $\mathcal{D}_4$ , a monadic computation combining a read-only map of globals, stateful local and memory states, and internalizing the potential divergence and non-determinism into a CTree. The stack follows four stages:

- <sup>196</sup> *CTree representation.* From the source language, each function is represented into a <sup>197</sup> (deterministic) CTree. This stage produces a list of CTrees.
- <sup>198</sup> Intra-thread interpretation. This stage gives a semantic to thread-local events: this <sup>199</sup> process can be done point-wise over  $\mathcal{D}_1$ , it is unrelated to the concurrent nature of

**Figure 3** Syntax for  $\mu_{IR}^{thread}$ , a minimal subset of LLVM IR

the computation. For  $\mu_{IR}^{thread}$ , this phase deals with accesses to globals and registers, introducing a read and a state monad transformers in  $\mathcal{D}_2$ .

Interleaving. This pass takes the (deterministic) CTrees modelling the (spawnable) functions in  $\mathcal{D}_2$ , and builds a singular (nondeterministic) CTree that represents the concurrent execution of the program. Spawn events are given a semantics at this stage. *Inter-thread interpretation*. This last stage gives a semantics to the remaining events, the ones that are not thread-local; in particular it interprets shared memory accesses. In our case-study, we build an operational Promising-like memory model supporting non-atomic, acquire/release, and (partly) monotonic accesses.

We emphasize that only the first layer of interpretation, the representation of the source language into  $\mathcal{D}_1$ , is language-specific. The other components of the model are reusable. Furthermore, alternate memory models can be plugged in place of the inter-thread interpretation; we come back to this idea in Section 5.3.

## <sup>213</sup> **3.2** The source language: $\mu_{IR}^{thread}$

Figure 3 depicts the syntax of  $\mu_{IR}^{thread}$ , our source language. A program includes an identified main function, a list of global variable (@id) declarations, and a list of functions ready to be spawned. These functions take exactly one argument. They are defined as control flow graphs, i.e., a name, an entry block, and a list of blocks. Blocks contain an identifier, straight line three address code, and a terminator either returning, or jumping to a new block.

 $\mu_{IR}^{thread}$  instructions include arithmetic operations (exp) and standard LLVM IR memory 219 access instructions, annotated with their expected orderings, as described in Section 2.1. 220 Since the semantics of thread creation is not defined in LLVM IR, and largely depends 221 on the platform, language, and libraries used, we define a non-standard  $\mu_{IR}^{thread}$  instruction 222 spawn (fid, fid<sub>init</sub>, fid<sub>cleanup</sub>, x), that spawns a thread with the body of the function fid as 223 its initial task, with x given as a parameter. This instruction is parameterized by a thread 224 initialization function and a thread cleanup function, respectively run at the beginning and 225 at the end of the thread execution. 226

We leverage this spawn primitive to implement in  $\mu_{IR}^{thread}$  thread creation and joining, based on thrd\_create and thrd\_join from the C11 standard library [20]. Their semantics, and our implementation, relies on acquire/release accesses for synchronization. Due to the absence of function calls in  $\mu_{IR}^{thread}$ , we use Coq-level macros to generate the code, but would use source-level functions in a language like Vellvm. Appendix A provides additional details.

```
(* Events used in the initial representation *)
Variant VarE : Type \rightarrow Type := | LocalWrite (id: ident) (v: value) : VarE unit
 LocalRead (id: ident)
                                         : VarE value
 GlobalRead (id: ident)
                                          : VarE value
Variant MemE : Type 
ightarrow Type :=
              (o: ordering) (k: addr)
Read
                                                                 : MemE value
                                                                 : MemE unit
  Write
              (o: ordering) (k: addr) (v: value)
  ReadWrite
              (o: ordering) (k: addr) (f: value \rightarrow
                                                        value)
                                                                 : MemE value
 Fence
              (o: ordering)
                                                                 : MemE unit
| Alloc
              (sz: nat)
                                                                 : MemE addr
Variant ThreadE : Type 
ightarrow Type :=
 Spawn (f init cleanup: fid) (arg: value) : ThreadE thread_id
  Yield
                                                  : ThreadE unit
(* Additional event and branch introduced in the interleaving *)
<code>Variant WithTId (E : Type 
ightarrow Type) : Type 
ightarrow Type :=</code>
| Annot {X} (e : E X) (t : thread_id) : WithTId E X
Variant SchedC : Type 
ightarrow Type :=
| Sched (ready: list thread_id) : SchedC thread_id
(* Additional branch introduced by the memory model *)
Variant PSAccess : Type := PSRead | PSFulfill | PSFulfillUpdate
Variant PSMemC : Type \rightarrow Type :=
| PSUpdateView : PSMem \rightarrow thread_id \rightarrow addr \rightarrow PSAccess \rightarrow PSMemC (date * date)
```

Listing 3 Signature of events and branches used in the construction of the model

As any production level language, LLVM IR accumulates numerous orthogonal features, leading to active research even when restricted to its sequential memory model [25, 4]. In order to keep the complexity of our development reasonable, many LLVM IR features, mostly unrelated to concurrency concerns (typing, function calls other than via spawn, undefined behaviors, etc.) are not supported in our development. These excluded features are however supported in Vellvm [60]. We expect that a future integration of our contributions to Vellvm would only require minor modifications to the way we handle concurrency and memory.

## 239 **3.3 CTree representation for** $\mu_{IR}^{thread}$

This first step translates the syntax into the semantic domain  $\mathcal{D}_1$ : each function is denoted into a CTree, and collected into a list, along with the global variables. This process is rather standard, following closely Vellvm to resolve the control flow, albeit using CTrees rather than ITrees. In particular, graphs are denoted as a tail recursive fixpoint of the function mapping block identifiers to their denotation. We refer to Zakowski et al. [60] for details.

Crucial to this denotation is the identification of the effects of the language, captured for now into abstract events. We inventory them in Listing 3: interactions with the local and global variables (VarE), interactions with the shared memory (MemE), and multi-threading events (ThreadE). Note that these events only specify a signature at this stage: their semantics will be refined in the subsequent stages of interpretation; this leaves us, in particular, all flexibility in choosing the memory model later on.

The intuitive semantics of variable and memory events is mostly straightforward. The most complex of these events is the read-modify-write (RMW) operation (ReadWrite o k f) that atomically reads a memory address k and modifies its content according to the function f; it returns the read value. Each memory event (save for alloc) takes a memory *ordering* as argument, to specify atomicity constraints that the memory model should enforce on this access. These ordering directly reflect LLVM IR's specification, as discussed in Section 2.1. Yield events are temporary placeholders adding synchronization points, which simplifies
the operational characterization provided in Section 5.2. We add them to tag pure instructions
and jumps between blocks. They are replaced by a Guard in the interleaving phase.

<sup>260</sup> CTrees are not only parameterized by their interface of events, but also by their interface <sup>261</sup> of internal branching, and of course by a return type. In  $\mathcal{D}_1$ , the internal branching is <sup>262</sup> restricted to B01, i.e., unary nodes. Consequently, each function is modelled as a CTree with <sup>263</sup> a single *deterministic* trace. The return type in  $\mathcal{D}_1$  corresponds to the type of dynamic <sup>264</sup> values. In  $\mu_{IR}^{thread}$ , dynamic values are restricted to unbounded signed integers that also serve <sup>265</sup> as pointers, once again to limit the features covered by our language.

## <sup>266</sup> 3.4 Interpretation of intra-thread events

<sup>267</sup> By nature, the semantics of thread local events is orthogonal to any concurrency concern. <sup>268</sup> We therefore handle them first, without introducing any observable event in the process—we <sup>269</sup> come back to this intuition when characterizing our model operationally in Section 5.2. Note <sup>270</sup> that, in this second semantic domain  $\mathcal{D}_2$ , the model of each function is still deterministic.

This interpretation pass is simple enough to be defined in terms of the generic interp combinator from the CTree library—applied point-wise to each function. The underlying handler introduces a reader monad transformer for the global variables. We assume they have been initialized as part of an initial configuration phase. The local registers are handled into a standard state monad transformer.

### 276 3.5 Thread interleaving

The *interleaving* combinator builds a non-deterministic model for a whole multi-threaded program from the deterministic model of each function, including an initial main function.

The jest of this interleaving stage is to interpret away the ThreadE events from the local models and build an interleaving semantics. This stage should also retain enough information to allow us to choose a specific memory model in a later stage. This transformation is however too global to be definable via interp. We therefore handcraft a new co-recursive combinator interleave fns fid tasks.

This combinator is parameterized by the list fns of models of the functions in scope, and carries recursively two pieces of information as argument: (1) the next fresh thread ID fid to be used; and (2) the run-time mapping tasks from thread IDs to their (deterministic) models still waiting to be interleaved.

At each co-recursive call, the interleave function first checks whether its work is done, i.e., the tasks map is empty, otherwise it proceeds to:

<sup>290</sup> 1. non-deterministically pick one thread ID id to focus on;

<sup>291</sup> 2. retrieve the first transition<sup>5</sup> that the focused code can take;

3. if the step is a spawn event, extend the tasks map with a fresh thread initialized to the corresponding task, and otherwise take an annotated version of the transition.

Step 1 introduces non-determinism in the computation: as observed in  $\mathcal{D}_3$ , SchedC branches (see Fig. 3) are used to pick a thread id from the domain of the current tasks map. Crucially, these branches are delayed ones, they do not introduce a synchronization point: in  $\mathcal{D}_3$ , all nodes that are not BrD are memory events.

<sup>&</sup>lt;sup>5</sup> We elide details, but point out to the interested reader that retrieving this first step is not completely trivial over CTrees: we reuse the head combinator from Chappe et al. [10] to this end.

Step 3 annotates the memory events it interleaves with the identity of the thread performing them. This additional information is leveraged by the next step of interpretation that is specific to a memory model. We emphasize that this interleaving combinator is hence independent both from the source language, and from the chosen memory model.

The top-level interleaving operator can finally be defined as interleave 2 [(1, main)], i.e., by initializing the tasks map to the singleton containing the model of the main function.

## **3.6** Interpretation of inter-thread events

Remains at last to interpret the memory events. As suggested by the signature  $\mathcal{D}_4$ , we proceed by standard interpretation, via interp. Events are handled into a state transformer for a data-structure PSMem, introducing additional non-deterministic branching over PSMemC.

We may already observe that the approach entails a limitation: the valid values resulting from a read must be captured locally. In contrast, a vast and successful body of works on concurrent memory models relies on axiomatic models [20, 34, 48, 1, 17] where acyclicity conditions rule out globally invalid traces. While we could similarly capture a superset of the valid traces and trim the valid subset afterwards, it would likely lead to a complex object to reason about, and essentially negate any possibility of extraction (see Section 4).

Fortunately, operational weak memory models have seen increasing traction over the last decade [45, 16, 33, 24, 51]. These approaches typically define non-deterministic LTSs over extended notions of memory, making them a natural fit for monadic interpreters. As discussed in Section 2.2 we base our model on *Promising Semantics*. More specifically, we work with the promise-free subset of Promising Semantics, as defined in [24].

The semantics of this fragment has remained stable over the different iterations of 319 Promising semantics, except for non-atomic accesses that were only introduced more 320 recently [13, 36]. Noticeably, this later addition is similar but not equivalent to LLVM 321 IR's non-atomics in case of data race. We close this gap by sticking to LLVM IR's non-atomic 322 semantics [9] in our formalization on three main points. First, memory writes do not cause 323 undefined behavior. Second, non-atomic reads return an undefined value if they can read 324 from several messages (i.e., they have more than one valid choice of timestamp). Finally, 325 atomic reads return an undefined value if they can read from several messages, including a 326 non-atomic one. 327

Our Promising interpretation pass introduces PSUpdateView branches (see Listing 3) that correspond to the choice of timestamp when a memory access occurs. The returned timestamps are checked against the Promising state to forbid incorrect outcomes such as overlapping messages. In any case, the interpretation of a memory event introduces a Step node, which induces a  $\tau$ -transition (Figure 1).

Without support for load-store reorderings, our memory model is stronger than full-fledged Promising memory models, which has a performance cost for the compilation of monotonic memory accesses [44]. However, supporting promises would be particularly challenging, as it involves a sophisticated *certificate* mechanism that cannot be naturally captured by the CTree interp combinator.

Another limitation is our lack of support for unordered accesses (called *plain* accesses in Promising). Plain accesses are not particularly challenging to support, but they add complexity to the model and have a limited use as they do not appear in C-like languages nor in hardware memory models.

## 342 **4 Executability**

After the last interpretation stage, the CTree modelling a program, given initial global and local environments, only contains Step, BrD and Ret nodes. It therefore has no unimplemented effect left. Its remaining branches are more precisely Sched branches that determine which thread will execute next; memory-model-specific branches such as the choice of timestamp when a memory access occurs in the promising model; Step nodes introduced by the interpretation of memory events (Section 3.6); and Guard steps introduced all along.

The model can therefore be used for testing, by recursively crawling through the tree. In particular, it suffices to provide an interpretation of the Sched and memory-model branches to compute a valid execution of the program. Note that this interpretation can be performed either in Coq, or in OCaml after extraction.

To illustrate the approach on the Coq side, we provide a round-robin scheduler and a pseudo-random scheduler for Sched events. For the nodes branching on Promising timestamps, we define two interpretations: one that returns the maximal timestamps, leading to a sequentially consistent execution; and one that chooses a random valid timestamp. Put together with the interpretation stack, this gives us an extracted end-to-end executable interpreter able to simulate an execution of a  $\mu_{IR}^{thread}$  program.

Alternatively, we implement a collecting interpreter that returns all the possible outcomes of a program. This interpreter is naively extracted as an OCaml executable, which naturally does not scale, but running it on litmus tests illustrates our model and builds confidence in the correctness of our semantics.

This executability of the semantics at little additional cost is a key property of definitional monadic interpreters. This had been illustrated already in Vellvm but their interpretation stack eventually splits into a propositional model and an executable interpreter that handle nondeterminism (e.g., undefined values) differently. Our development goes further in this direction as the CTrees branching nodes provide a unified framework that fully captures nondeterminism while remaining executable.

## 369 5 Meta-theory

We sketch three meta-theoretical aspects of our model, laying ground for the future extension of Vellvm with concurrency and memory models. First, we establish that equivalence at each semantic domain is a congruence for its layer of interpretation. When possible, we do so by strengthening the generic meta-theory of CTrees. Second, we establish an operational characterisation of the model at the  $\mu_{IR}^{thread}$  level. Finally, we introduce alternate memory models and illustrate their use in the modelling pipeline.

## **5.1** Transporting equivalences through the model

Following a modular design to build our model has benefits in terms of maintainability, 377 extensibility, and code reuse. But as advocated abstractly by Yoon et al. [59], and concretely 378 in Vellvm [60], it also enables us to look at programs under increasingly complex semantic 379 lenses. Consider for example the block fusion optimisation proven in [60]: two blocks that are 380 the only successor/predecessor of one another may be fused. While the optimization modifies 381 the control flow of the function, and hence requires a non-trivial coinductive proof, it precisely 382 preserves the trace of occurring events. It can therefore be proven independently from any 383 piece of state. Crucially, this proof can be transported to the full model, because each layer of 384 interpretation preserves the equivalence at the previous semantic layer. We establish similar 385

$$\begin{array}{ll} & \frac{\forall i, \ t_i \sim u_i}{\forall g \ \bar{l}, \ \mathcal{I}_{\text{var}}(\overline{gs}, \overline{t}) \ g \ \bar{l} \sim \mathcal{I}_{\text{var}}(\overline{gs}, \overline{u}) \ g \ \bar{l}} & \frac{\forall g \ i \ l, \ (t \ g)_i \ l \sim (u \ g)_i \ l}{\forall g \ \bar{l}, \ \mathcal{I}_{\text{thread}}(t) \ g \ \bar{l} \sim \mathcal{I}_{\text{thread}}(u) \ g \ \bar{l}} \\ & \frac{\forall g \ l, \ t \ g \ l \sim u \ g \ l}{\forall g \ \bar{l}, \ \mathcal{I}_{\text{thread}}(t) \ g \ \bar{l} \sim \mathcal{I}_{\text{thread}}(u) \ g \ \bar{l}} \end{array}$$

#### **Figure 4** Equivalence preservation by interpretation

transport theorems for our model: although the presence of threads complicates greatly the
 overall semantics of the language, the same proof for block fusion should remain valid!

Figure 4 spells out the precise statements we prove.<sup>6</sup> We work with equivalences built atop of strong bisimilarity of CTrees, written ~, and lift it point-wise to lists and functions. Lists are indicated with an overline, and we access their elements with a subscript.

The proof methodology is fundamentally different for the congruence of  $\mathcal{I}_{var}$  and  $\mathcal{I}_{mem}$  on one hand, and  $\mathcal{I}_{thread}$  on the other. The latter, interleaving the threads, is hand-crafted: its proof of congruence must therefore be handmade as well—we elude its details. The first two cases however are directly defined in terms of the CTree combinator interp. Their congruence can therefore be derived from an extension of generic results introduced in [10].

More specifically, we say that a CTree is *quasi-pure* if every transition it can take is a value transition (in which case the CTree is actually pure), or if every transition it can take deterministically leads to a Ret leaf. A stateful handler is said to be *quasi-pure* if for all input states, it implements every event into a quasi-pure CTree. Assuming that h is quasi-pure, interp h is a monad morphism that transports equivalences:

▶ Theorem 1. Quasi-pure stateful handlers. If  $h : E \rightarrow stateT S$  (ctree B F) is quasipure, then  $\forall t \ u, \ t \sim u \implies interp \ h \ t \ s \sim interp \ h \ u \ s$ .

Proving this theorem using the original bisimilarity for CTrees [10] would be too difficult. 403 Instead we introduce an alternate, equivalent, definition of strong bisimilarity for CTrees. 404 Its formal description is out of the scope of this paper, we only provide its intuition and 405 refer the interested reader to our formal development. While the original CTree simulation 406 works over the LTS in which BrD nodes are collapsed before hand, we consider these nodes 407 as so-called  $\epsilon$ -transitions, treated weakly in our simulation. Building the bisimilarity on top 408 of this simulation requires more care, it cannot be defined simply using the intersection of 409 two such simulation half-games. Rather, the simulation keeps track of whether it is in the 410 left or right bisimulation half-game. The approach is similar in spirit, but not comparable, 411 to the notion of coupled simulation [54]. 412

#### **5.2** An operational perspective on the model

<sup>414</sup> While we value the modularity of our construction, our layered view is difficult to relate to
<sup>415</sup> a more intuitive and operational view of the semantics of the language. To alleviate this
<sup>416</sup> issue, we provide an equational mean to decompose the semantics into syntax-level atomic
<sup>417</sup> steps. More precisely, we prove that interleaving partial models is equivalent to picking

<sup>&</sup>lt;sup>6</sup> Note: there is nothing to prove for  $\mathcal{I}_{repr}$ , since syntactic equality at the source is preserved trivially.

<sup>418</sup> non-deterministically a live thread identifier, performing the model of its head instruction,
 <sup>419</sup> and continuing. That is, omitting quantifiers:

Where step fns fid p g l is a function that looks up the syntactic code of fid in p, and either computes the result of the terminator, extends the list of threads with a newly created one associated to the corresponding syntactic code in fns, or inserts the model of the memory operation terminated with the register update of the instruction.

For this equation to hold up-to strong bisimulation, it is crucial that each source instruction results in a step in the model at the  $\mathcal{D}_3$  level: this is the motivation behind the introduction of Yield events when representing pure expressions and terminators mentioned in Section 3.3.

#### 434 5.3 Models over alternate memory models

As described in Section 3.6, we plug in the model for  $\mu_{IR}^{thread}$  a weak memory model based on a promise-free Promising Semantics, striking a balance between simplicity and richness of support for LLVM IR's ordering annotations. Looking ahead, one may need similar models against different memory models: whether it is to prove correct a front-end against a sequentially consistent source language, a back-end against x86's TSO model [45], or to switch to a simpler model when considering data-race free  $\mu_{IR}^{thread}$ 's programs.

Such applications are far out of the scope of the present paper, focused on the presentation of the initial infrastructure. Nonetheless, we already illustrate the flexibility of the approach by additionally implementing in our library SC and TSO memory models. We furthermore prove that the SC model of an  $\mu_{IR}^{thread}$  program, sharing the first three layers of Figure 2, always simulates its TSO and Promising models.

## 446 6 Related work and discussion

Formal semantics of C and LLVM IR. Although switching from ITrees to CTrees, our work follows closely Zakowski et al.'s Vellvm development [60]. Their work, as ours, put the emphasis in building models allowing for testing, but also suitable for the formal verification of tools and program optimizations.

Many others have proposed formalization of various parts of the C or LLVM IR languages.
For C, notable examples include CompCert [38] and its extensions to memory aware
programs [5], Krebbers and Wiedijk [31]'s typed C11 semantics, Memarian et al.'s modelling
of pointer provenance [43]. Specifically over LLVM IR, Crellvm [26] shares common objectives
with Vellvm, while Alive [42, 41], by taking a lighter weight approach, has had impressive
results in bug finding through bounded model checking.

All these projects emphasize the importance and difficulty of modelling industrial 457 languages: they however, like Vellym, restricted themselves to the sequential fragment. 458 By contrast, CompCertTSO [57] has impressively extended CompCert with a TSO model 459 built via a synchronisation machine. They have used their semantics to prove fence elimination 460 optimizations. Specifically for LLVM IR, the K-LLVM framework [40], based on the K-461 framework [53], provides a very complete, executable semantics for LLVM IR with threads. 462 We are however not aware of any formal proof conducted on their semantics. On the contrary, 463 [9] uses event structures to reason on the semantics of acquire/release and non-atomic accesses 464 in LLVM IR, with pen-and-paper compilation proofs from C11 and to hardware models. 465

466 Concurrent memory models. An extensive body of works studies concurrent memory models
 467 under an axiomatic lens, where allowed behaviors are captured through acyclicity conditions.
 468 It has been notably instrumental in clarifying the behavior of modern processors [2, 1]

468 It has been notably instrumental in clarifying the behavior of modern processors [2, 1].

However, fundamental to our interpretation stack is the ability to define a weak memory model in an operational way. As thoroughly discussed through the paper, we specifically leverage the *Promising Semantics* line of work [24, 37, 12, 13, 36]. While we re-use the base formalism of Promising Semantics, recovering their meta-theory in our formalism is largely left to future work. A possible starting point could be results reducing non-determinism around non-atomic memory accesses for the verification of thread-local optimizations [61].

Denotational approaches, seeking compositionality, have been developed for concurrent 475 shared-memory-based models over the years. In particular, Brookes' seminal work [7] 476 477 introduces an elegant denotational trace semantics for sequential consistency. This approach was quickly extended to TSO [22], and later on to weaker memory models using partially 478 ordered multisets (pomsets) [27]. Concurrency in these languages stems from a binary parallel 479 operator, which does not quite fit the kind of C-like imperative language we aim at modelling: 480 our thread scheduling relies on a global view on a list of identified running threads, while a 481 parallel operator leads to more implicit hierarchical scheduling. 482

It seems that Brookes' work resembles our approach provided we swap the thread interleaving pass and the inter-thread interpretation pass, and introduce a *stateful* Yield event that sends the memory state to the scheduler and obtains an updated version. Specifying such a commutation and comparing closely the two approaches is left to future work.

Recently, Dvir et al. [14] have proposed a monadic denotational semantics for sequential consistency with a yield operator based on Brookes' traces. This model was later extended to an acquire/release memory model [15], based on the acquire/release fragment from Promising Semantics (a restriction of the promise-free model we use). Beyond the shared context, they rather focus on a pen-and-paper equational theory. Nevertheless, support for the program transformations mentioned in [15] is an interesting perspective of our Coq development.

<sup>493</sup> Other denotational approaches to weak memory models do not build an interleaving <sup>494</sup> semantics but carry a partial order of dependencies between events. Such approaches rely on <sup>495</sup> event structures [46] or on partially ordered multisets [21, 23, 27].

Bridging the gap with the hardware. While we focus on LLVM IR, a natural perspective would be the verification of an efficient back-end. Faithfully modelling modern hardware is however a major endeavour in itself. IMM [48] is an axiomatic semantics meant to provide a standard intermediate model bridging the gap between programming language concurrent memory models and axiomatic hardware models; it is meant to factor out proofs of compilation correctness. Among others, it supports Promising Semantics as a source model.

On a level closer to the architecture, Sail is a DSL for describing formally the behaviour of machine-level instructions [3]. It has been used to give executable operational semantics to the Power [16] and ARM [50] memory models. While we seem to strike for a sensibly different angle at the time, Sail is interesting in that it allows local thread behaviour to be translated into a free monad over an effect datatype. It would seem rather straightforward to interpret this monad into a CTree, and use the framework presented in this paper to reason formally about it, in the presence of concurrent threads.

#### 509 Future work

The work presented in this paper paves the way towards an extension of Vellvm with concurrency. While the current artifact only formalizes a minimalistic subset of LLVM IR,

## Chappe et al.

and although its integration into Vellvm will require significant efforts, we believe it should not face any major theoretical challenge. On a long term basis, our work should thus allow for the formal verification of optimizations and compilation passes, taking into account a concurrent memory model in a particularly modular way. For that purpose, it should be possible in particular to recover in our formalism many meta-theoretical results from the Promising Semantics line of research. We have illustrated in this paper the foundations that give us confidence this objective can be achieved.

| 519 |    | References   |
|-----|----|--|
| 520 | 1  | Jade Alglave, Will Deacon, Richard Grisenthwaite, Antoine Hacquard, and Luc Maranget.              |
| 521 |    | Armed cats: Formal concurrency modelling at arm. ACM Trans. Program. Lang. Syst., 43(2),           |
| 522 |    | jul 2021. doi:10.1145/3458926.   |
| 523 | 2  | Jade Alglave, Luc Maranget, and Michael Tautschnig. Herding cats: Modelling, simulation,           |
| 524 |    | testing, and data mining for weak memory. ACM Trans. Program. Lang. Syst., 36(2):7:1-7:74,         |
| 525 |    | 2014. doi:10.1145/2627752.   |
| 526 | 3  | Alasdair Armstrong, Thomas Bauereiss, Brian Campbell, Alastair Reid, Kathryn E. Gray,              |
| 527 |    | Robert M. Norton, Prashanth Mundkur, Mark Wassell, Jon French, Christopher Pulte, Shaked           |
| 528 |    | Flur, Ian Stark, Neel Krishnaswami, and Peter Sewell. ISA semantics for ARMv8-A, RISC-V,           |
| 529 |    | and CHERI-MIPS. In Proceedings of the 46th ACM SIGPLAN Symposium on Principles of                  |
| 530 |    | Programming Languages, January 2019. Proc. ACM Program. Lang. 3, POPL, Article 71.                 |
| 531 |    | doi:10.1145/3290384.   |
| 532 | 4  | Calvin Beck, Irene Yoon, Hanxi Chen, Yannick Zakowski, and Steve Zdancewic. A two-phase            |
| 533 |    | infinite/finite low-level memory model, 2024. arXiv:2404.16143.                                    |
| 534 | 5  | Frédéric Besson, Sandrine Blazy, and Pierre Wilke. Compcerts: A memory-aware verified C            |
| 535 |    | compiler using a pointer as integer semantics. J. Autom. Reason., 63(2):369–392, 2019. URL:        |
| 536 |    | https://doi.org/10.1007/s10817-018-9496-y, doi:10.1007/S10817-018-9496-Y.                          |
| 537 | 6  | Martin Bodin, Philippa Gardner, Thomas P. Jensen, and Alan Schmitt. Skeletal semantics             |
| 538 |    | and their interpretations. Proc. ACM Program. Lang., 3(POPL):44:1-44:31, 2019. doi:                |
| 539 |    | 10.1145/3290357.   |
| 540 | 7  | Stephen Brookes. Full abstraction for a shared-variable parallel language. Information             |
| 541 |    | and Computation, 127(2):145-163, 1996. URL: https://www.sciencedirect.com/science/                 |
| 542 |    | article/pii/S0890540196900565, doi:10.1006/inco.1996.0056.   |
| 543 | 8  | Venanzio Capretta. General recursion via coinductive types. Log. Methods Comput. Sci., 1(2),       |
| 544 |    | 2005. doi:10.2168/LMCS-1(2:1)2005.   |
| 545 | 9  | Soham Chakraborty and Viktor Vafeiadis. Formalizing the concurrency semantics of an llvm           |
| 546 |    | fragment. In Proceedings of the 2017 International Symposium on Code Generation and                |
| 547 |    | Optimization, CGO '17, pages 100–110. IEEE Press, 2017.  |
| 548 | 10 | Nicolas Chappe, Paul He, Ludovic Henrio, Yannick Zakowski, and Steve Zdancewic. Choice             |
| 549 |    | trees: Representing nondeterministic, recursive, and impure programs in coq. <i>Proc. ACM</i>      |
| 550 |    | <i>Program. Lang.</i> , 7(POPL), jan 2023. doi:10.1145/35/1254.                                    |
| 551 | 11 | Arthur Chargueraud, Adam Chlipala, Andres Erbsen, and Samuel Gruetter. Omnisemantics:              |
| 552 |    | Smooth handling of nondeterminism. ACM Trans. Program. Lang. Syst., 45(1):5:1–5:43, 2023.          |
| 553 | 10 | do1:10.1145/35/9834.   |
| 554 | 12 | Minki Cho, Sung-Hwan Lee, Chung-Kii Hur, and Ori Lanav. Modular data-race-freedom                  |
| 555 |    | guarantees in the promising semantics. In <i>Proceedings of the 42nd ACM SIGPLAN International</i> |
| 556 |    | New York, NY, USA, 2021. Accounting for Computing Machinery, doi:10.1145/2452482                   |
| 557 |    | 3454082  |
| 558 | 13 | Minki Cho, Sung Hwan Leo, Dongiao Leo, Chung Kil Hur, and Ori Labay. Sequential researing          |
| 559 | 13 | for optimizing compilers under weak memory concurrency. In Proceedings of the 12rd ACM             |
| 561 |    | SIGPLAN International Conference on Programming Language Design and Implementation,                |

PLDI 2022, pages 213–228, New York, NY, USA, 2022. Association for Computing Machinery.
 doi:10.1145/3519939.3523718.

Yotam Dvir, Ohad Kammar, and Ori Lahav. An algebraic theory for shared-state concurrency.
 In Programming Languages and Systems: 20th Asian Symposium, APLAS 2022, Auckland, New
 Zealand, December 5, 2022, Proceedings, pages 3–24, Berlin, Heidelberg, 2022. Springer-Verlag.
 doi:10.1007/978-3-031-21037-2\_1.

Yotam Dvir, Ohad Kammar, and Ori Lahav. A denotational approach to release/acquire concurrency. In Stephanie Weirich, editor, Programming Languages and Systems - 33rd European Symposium on Programming, ESOP 2024, Held as Part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2024, Luxembourg City, Luxembourg, April 6-11, 2024, Proceedings, Part II, volume 14577 of Lecture Notes in Computer Science, pages 121–149. Springer, 2024. doi:10.1007/978-3-031-57267-8\\_5.

Kathryn E. Gray, Gabriel Kerneis, Dominic P. Mulligan, Christopher Pulte, Susmit Sarkar,
and Peter Sewell. An integrated concurrency and core-ISA architectural envelope definition,
and test oracle, for IBM POWER multiprocessors. In *Proceedings of the 48th International Symposium on Microarchitecture (Waikiki)*, pages 635–646, December 2015. doi:10.1145/
2830772.2830775.

Angus Hammond, Zongyuan Liu, Thibaut Pérami, Peter Sewell, Lars Birkedal, and Jean
 Pichon-Pharabod. An axiomatic basis for computer programming on the relaxed arm-a
 architecture: The axsl logic. *Proc. ACM Program. Lang.*, 8(POPL), jan 2024. doi:10.1145/
 3632863.

Peter Hancock and Anton Setzer. Interactive programs in dependent type theory. In Peter G.
 Clote and Helmut Schwichtenberg, editors, *Computer Science Logic*, pages 317–331, Berlin,
 Heidelberg, 2000. Springer Berlin Heidelberg.

Paul He, Eddy Westbrook, Brent Carmer, Chris Phifer, Valentin Robert, Karl Smeltzer,
 Andrei Stefanescu, Aaron Tomb, Adam Wick, Matthew Yacavone, and Steve Zdancewic. A
 type system for extracting functional specifications from memory-safe imperative programs.
 *Proc. ACM Program. Lang.*, 5(OOPSLA):1–29, 2021. doi:10.1145/3485512.

<sup>590</sup> **20** ISO/IEC. *ISO/IEC 9899:2011*. 2011.

Radha Jagadeesan, Alan Jeffrey, and James Riely. Pomsets with preconditions: a simple
 model of relaxed memory. *Proc. ACM Program. Lang.*, 4(OOPSLA):194:1–194:30, 2020.
 doi:10.1145/3428262.

Radha Jagadeesan, Gustavo Petri, and James Riely. Brookes is relaxed, almost! In Proceedings
 of the 15th International Conference on Foundations of Software Science and Computational
 Structures, FOSSACS'12, pages 180–194, Berlin, Heidelberg, 2012. Springer-Verlag. doi:
 10.1007/978-3-642-28729-9\_12.

Alan Jeffrey, James Riely, Mark Batty, Simon Cooksey, Ilya Kaysin, and Anton Podkopaev.
 The leaky semicolon: Compositional semantic dependencies for relaxed-memory concurrency.
 *Proc. ACM Program. Lang.*, 6(POPL), jan 2022. doi:10.1145/3498716.

Jeehoon Kang, Chung-Kil Hur, Ori Lahav, Viktor Vafeiadis, and Derek Dreyer. A promising
 semantics for relaxed-memory concurrency. *SIGPLAN Not.*, 52(1):175–189, January 2017.
 doi:10.1145/3093333.3009850.

Jeehoon Kang, Chung-Kil Hur, William Mansky, Dmitri Garbuzov, Steve Zdancewic, and
 Viktor Vafeiadis. A formal C memory model supporting integer-pointer casts. In David Grove
 and Stephen M. Blackburn, editors, *Proceedings of the 36th ACM SIGPLAN Conference on Programming Language Design and Implementation, Portland, OR, USA, June 15-17, 2015,* pages 326–335. ACM, 2015. doi:10.1145/2737924.2738005.

<sup>609</sup> 26 Jeehoon Kang, Yoonseung Kim, Youngju Song, Juneyoung Lee, Sanghoon Park,
 <sup>610</sup> Mark Dongyeon Shin, Yonghyun Kim, Sungkeun Cho, Joonwon Choi, Chung-Kil Hur, and
 <sup>611</sup> Kwangkeun Yi. Crellvm: Verified credible compilation for llvm. In *Proceedings of the 39th* <sup>612</sup> ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI

2018, pages 631-645, New York, NY, USA, 2018. Association for Computing Machinery.
 doi:10.1145/3192366.3192377.
 27 Ryan Kavanagh and Stephen Brookes. A denotational semantics for sparc tso.

- Electronic Notes in Theoretical Computer Science, 336:223–239, 2018. The Thirty-third
   Conference on the Mathematical Foundations of Programming Semantics (MFPS XXXIII).
   URL: https://www.sciencedirect.com/science/article/pii/S1571066118300288, doi:
   10.1016/j.entcs.2018.03.025.
- Oleg Kiselyov and Hiromi Ishii. Freer monads, more extensible effects. In Proceedings of the 8th ACM SIGPLAN Symposium on Haskell, Haskell 2015, Vancouver, BC, Canada, September 3-4, 2015, pages 94–105, 2015. URL: http://doi.acm.org/10.1145/2804302.2804319, doi: 10.1145/2804302.2804319.
- Jérémie Koenig and Zhong Shao. Compcerto: compiling certified open C components. In
   Stephen N. Freund and Eran Yahav, editors, *PLDI '21: 42nd ACM SIGPLAN International Conference on Programming Language Design and Implementation, Virtual Event, Canada, June 20-25, 2021*, pages 1095–1109. ACM, 2021. doi:10.1145/3453483.3454097.
- Nicolas Koh, Yao Li, Yishuai Li, Li-yao Xia, Lennart Beringer, Wolf Honoré, William Mansky,
   Benjamin C. Pierce, and Steve Zdancewic. From C to interaction trees: specifying, verifying,
   and testing a networked server. In Assia Mahboubi and Magnus O. Myreen, editors, Proceedings
   of the 8th ACM SIGPLAN International Conference on Certified Programs and Proofs, CPP
   2019, Cascais, Portugal, January 14-15, 2019, pages 234–248. ACM, 2019. doi:10.1145/
   3293880.3294106.
- Robbert Krebbers and Freek Wiedijk. A typed C11 semantics for interactive theorem proving.
   In Xavier Leroy and Alwen Tiu, editors, *Proceedings of the 2015 Conference on Certified Programs and Proofs, CPP 2015, Mumbai, India, January 15-17, 2015*, pages 15–27. ACM,
   2015. doi:10.1145/2676724.2693571.
- Ramana Kumar, Magnus O. Myreen, Michael Norrish, and Scott Owens. CakeML: A verified
   implementation of ML. In *Principles of Programming Languages (POPL)*, pages 179–191.
   ACM Press, January 2014. URL: https://cakeml.org/popl14.pdf, doi:10.1145/2535838.
   2535841.
- Ori Lahav, Nick Giannarakis, and Viktor Vafeiadis. Taming release-acquire consistency.
   In Proceedings of the 43rd Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, POPL '16, pages 649–662, New York, NY, USA, 2016. Association for Computing Machinery. doi:10.1145/2837614.2837643.
- Ori Lahav, Viktor Vafeiadis, Jeehoon Kang, Chung-Kil Hur, and Derek Dreyer. Repairing
   sequential consistency in c/c++11. In Proceedings of the 38th ACM SIGPLAN Conference on
   Programming Language Design and Implementation, PLDI 2017, pages 618–632, New York,
   NY, USA, 2017. Association for Computing Machinery. doi:10.1145/3062341.3062352.
- Chris Lattner and Vikram Adve. Llvm: A compilation framework for lifelong program analysis
   & transformation. In Proceedings of the International Symposium on Code Generation and
   Optimization: Feedback-Directed and Runtime Optimization, CGO '04, page 75, USA, 2004.
   IEEE Computer Society.
- Sung-Hwan Lee, Minki Cho, Roy Margalit, Chung-Kil Hur, and Ori Lahav. Putting weak
   memory in order via a promising intermediate representation. *Proc. ACM Program. Lang.*,
   7(PLDI), jun 2023. doi:10.1145/3591297.
- Sung-Hwan Lee, Minki Cho, Anton Podkopaev, Soham Chakraborty, Chung-Kil Hur, Ori Lahav, and Viktor Vafeiadis. Promising 2.0: Global optimizations in relaxed memory concurrency. In Proceedings of the 41st ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI 2020, pages 362–376, New York, NY, USA, 2020. Association for Computing Machinery. doi:10.1145/3385412.3386010.
- 38 Xavier Leroy. Formal verification of a realistic compiler. Communications of the ACM,
   52(7):107-115, July 2009. URL: https://hal.inria.fr/inria-00415861, doi:10.1145/
   1538788.1538814.

Mohsen Lesani, Li-yao Xia, Anders Kaseorg, Christian J. Bell, Adam Chlipala, Benjamin C. 665 39 Pierce, and Steve Zdancewic. C4: verified transactional objects. Proc. ACM Program. Lang., 666 6(OOPSLA1):1-31, 2022. doi:10.1145/3527324. 667 Livi Li and Elsa L. Gunter. K-LLVM: A Relatively Complete Semantics of LLVM IR. In 40 668 Robert Hirschfeld and Tobias Pape, editors, 34th European Conference on Object-Oriented 669 Programming (ECOOP 2020), volume 166 of Leibniz International Proceedings in Informatics 670 (LIPIcs), pages 7:1–7:29, Dagstuhl, Germany, 2020. Schloss Dagstuhl – Leibniz-Zentrum für 671 Informatik. URL: https://drops-dev.dagstuhl.de/entities/document/10.4230/LIPIcs. 672 ECOOP.2020.7, doi:10.4230/LIPIcs.ECOOP.2020.7. 673 41 Nuno P. Lopes, Juneyoung Lee, Chung-Kil Hur, Zhengyang Liu, and John Regehr. Alive2: 674 Bounded translation validation for llvm. PLDI '21, 2021. doi:10.1145/3453483.3454030. 675 42 Nuno P Lopes, David Menendez, Santosh Nagarakatte, and John Regehr. Provably correct 676 peephole optimizations with alive. PLDI 15, pages 22–32. ACM, 2015. doi:10.1145/2813885. 677 2737965. 678 Kayvan Memarian, Victor B. F. Gomes, Brooks Davis, Stephen Kell, Alexander Richardson, 43 679 Robert N. M. Watson, and Peter Sewell. Exploring C semantics and pointer provenance. Proc. 680 ACM Program. Lang., 3(POPL):67:1-67:32, 2019. doi:10.1145/3290380. 681 44 Peizhao Ou and Brian Demsky. Towards understanding the costs of avoiding out-of-thin-air 682 results. Proc. ACM Program. Lang., 2(OOPSLA), oct 2018. doi:10.1145/3276506. 683 45 Scott Owens, Susmit Sarkar, and Peter Sewell. A better x86 memory model: x86-tso. In 684 Stefan Berghofer, Tobias Nipkow, Christian Urban, and Makarius Wenzel, editors, Theorem 685 Proving in Higher Order Logics, pages 391–407, Berlin, Heidelberg, 2009. Springer Berlin 686 Heidelberg. 687 46 Marco Paviotti, Simon Cooksey, Anouk Paradis, Daniel Wright, Scott Owens, and Mark 688 Batty. Modular relaxed dependencies in weak memory concurrency. In Peter Müller, editor, 689 Programming Languages and Systems, pages 599–625, Cham, 2020. Springer International 690 Publishing. 691 Maciej Piróg and Jeremy Gibbons. The coinductive resumption monad. In Bart Jacobs, 47 692 Alexandra Silva, and Sam Staton, editors, Proceedings of the 30th Conference on the 693 Mathematical Foundations of Programming Semantics, MFPS 2014, Ithaca, NY, USA, 694 June 12-15, 2014, volume 308 of Electronic Notes in Theoretical Computer Science, 695 pages 273-288. Elsevier, 2014. URL: https://doi.org/10.1016/j.entcs.2014.10.015, 696 doi:10.1016/J.ENTCS.2014.10.015. 697 Anton Podkopaev, Ori Lahav, and Viktor Vafeiadis. Bridging the gap between programming 698 48 languages and hardware weak memory models. Proc. ACM Program. Lang., 3(POPL), jan 699 2019. doi:10.1145/3290382. 700 49 Damien Pous. Coinduction All the Way Up. In Thirty-First Annual ACM/IEEE Symposium 701 on Logic in Computer Science (LICS 2016), New York, United States, July 2016. ACM. URL: 702 https://hal.archives-ouvertes.fr/hal-01259622, doi:10.1145/2933575.2934564. 703 50 Christopher Pulte, Shaked Flur, Will Deacon, Jon French, Susmit Sarkar, and Peter Sewell. 704 Simplifying arm concurrency: multicopy-atomic axiomatic and operational models for armv8. 705 Proc. ACM Program. Lang., 2(POPL), dec 2017. doi:10.1145/3158107. 706 51 Christopher Pulte, Jean Pichon-Pharabod, Jeehoon Kang, Sung-Hwan Lee, and Chung-Kil Hur. 707 Promising-arm/risc-v: a simpler and faster operational concurrency model. In Proceedings of 708 the 40th ACM SIGPLAN Conference on Programming Language Design and Implementation. 709 PLDI 2019, pages 1–15, New York, NY, USA, 2019. Association for Computing Machinery. 710 doi:10.1145/3314221.3314624. 711 52 Talia Ringer, Karl Palmskog, Ilya Sergey, Milos Gligoric, Zachary Tatlock, et al. Qed at 712 large: A survey of engineering of formally verified software. Foundations and Trends® in 713 Programming Languages, 5(2-3):102-281, 2019. 714 53 Grigore Roşu and Traian Florin Şerbănută. An overview of the k semantic framework. 715 The Journal of Logic and Algebraic Programming, 79(6):397 – 434, 2010. Membrane 716

717 computing and programming. URL: http://www.sciencedirect.com/science/article/pii/ S1567832610000160, doi:10.1016/j.jlap.2010.03.012. 718 54 Davide Sangiorgi. Introduction to Bisimulation and Coinduction. Cambridge University Press, 719 USA, 2nd edition, 2012. 720 Lucas Silver, Paul He, Ethan Cecchetti, Andrew K. Hirsch, and Steve Zdancewic. Semantics 721 55 for noninterference with interaction trees. In Karim Ali and Guido Salvaneschi, editors, 37th 722 European Conference on Object-Oriented Programming, ECOOP 2023, July 17-21, 2023, 723 Seattle, Washington, United States, volume 263 of LIPIcs, pages 29:1–29:29. Schloss Dagstuhl -724 Leibniz-Zentrum für Informatik, 2023. URL: https://doi.org/10.4230/LIPIcs.ECOOP.2023. 725 29, doi:10.4230/LIPICS.ECOOP.2023.29. 726 Youngju Song, Minki Cho, Dongjae Lee, Chung-Kil Hur, Michael Sammler, and Derek Dreyer. 56 727 Conditional contextual refinement. Proc. ACM Program. Lang., 7(POPL):1121-1151, 2023. 728 doi:10.1145/3571232. 729 Jaroslav Ševčík, Viktor Vafeiadis, Francesco Zappa Nardelli, Suresh Jagannathan, and Peter 57 730 Sewell. Compcerttso: A verified compiler for relaxed-memory concurrency. J. ACM, 60(3), 731 jun 2013. doi:10.1145/2487241.2487248. 732 58 Li vao Xia, Yannick Zakowski, Paul He, Chung-Kil Hur, Gregory Malecha, Benjamin C. Pierce, 733 and Steve Zdancewic. Interaction trees: Representing recursive and impure programs in coq. 734 Proc. ACM Program. Lang., 4(POPL, Article 51), 2020. 735 59 Irene Yoon, Yannick Zakowski, and Steve Zdancewic. Formal reasoning about layered monadic 736 interpreters. Proc. ACM Program. Lang., 6(ICFP), aug 2022. doi:10.1145/3547630. 737 60 Yannick Zakowski, Calvin Beck, Irene Yoon, Ilia Zaichuk, Vadim Zaliva, and Steve Zdancewic. 738 Modular, compositional, and executable formal semantics for LLVM IR. Proc. ACM Program. 739 Lang., 5(ICFP), aug 2021. doi:10.1145/3473572. 740 Junpeng Zha, Hongjin Liang, and Xinyu Feng. Verifying optimizations of concurrent programs 61 741 in the promising semantics. In Proceedings of the 43rd ACM SIGPLAN International Conference 742 on Programming Language Design and Implementation, PLDI 2022, pages 903–917, New York, 743 NY, USA, 2022. Association for Computing Machinery. doi:10.1145/3519939.3523734. 744 Hengchu Zhang, Wolf Honoré, Nicolas Koh, Yao Li, Yishuai Li, Li-yao Xia, Lennart Beringer, 62 745 William Mansky, Benjamin C. Pierce, and Steve Zdancewic. Verifying an HTTP key-value server 746 with interaction trees and VST. In Liron Cohen and Cezary Kaliszyk, editors, 12th International 747 Conference on Interactive Theorem Proving, ITP 2021, June 29 to July 1, 2021, Rome, Italy 748 (Virtual Conference), volume 193 of LIPIcs, pages 32:1–32:19. Schloss Dagstuhl - Leibniz-749 Zentrum für Informatik, 2021. URL: https://doi.org/10.4230/LIPIcs.ITP.2021.32, doi: 750 10.4230/LIPICS.ITP.2021.32. 751 Ling Zhang, Yuting Wang, Jinhua Wu, Jérémie Koenig, and Zhong Shao. Fully composable 63 752 and adequate verified compilation with direct refinements between open modules. Proc. ACM 753 Program. Lang., 8(POPL):2160-2190, 2024. doi:10.1145/3632914. 754 Jianzhou Zhao, Santosh Nagarakatte, Milo M. K. Martin, and Steve Zdancewic. Formalizing 64 755 the LLVM Intermediate Representation for Verified Program Transformations. In Proc. 756 of the ACM Symposium on Principles of Programming Languages (POPL), 2012. doi: 757 10.1145/2103621.2103709. 758 Jianzhou Zhao, Santosh Nagarakatte, Milo M. K. Martin, and Steve Zdancewic. Formal 65 759 verification of SSA-based optimizations for LLVM. In Proc. 2013 ACM SIGPLAN Conference 760 on Programming Languages Design and Implementation (PLDI), 2013. doi:10.1145/2499370. 761 2462164. 762

## **A** Implementation of thread creation

As an intermediate representation, LLVM IR does not specify how threads can be created, 764 this is left to higher-level programming languages and APIs. By itself, our spawn syntax is 765 too low-level to be practical, in particular it does not enforce a consistent view on memory 766 between the caller thread and the freshly-created one. However, it is parameterized by thread 767 initialization and cleanup functions whose code is respectively prepended and appended to 768 the code of the actual task to run. We can use these functionalities to implement more 769 realistic thread handling semantics<sup>7</sup>. We base the semantics of thread creation and joining 770 on thrd\_create and thrd\_join from the C11 standard library [20]. It is similar to POSIX 771 pthread create and pthread join, but the interactions between these functions and the 772 memory model are more clearly specified in the C standard than in the POSIX one. 773

Following the C standard, the creation of a thread synchronizes with the beginning of 774 the execution of said thread, meaning that memory writes that were visible to the creating 775 thread are made visible to the created thread. Likewise, the end of the execution of a thread 776 synchronizes with the thrd\_join caller. The semantics of such synchronization corresponds 777 to acquire/release accesses, and can thus be modelled using those at little additional cost: 778 the parent writes the thread argument to memory using a release write, and the child 779 acquire-reads it at the beginning of its execution, which materializes the synchronizes-with 780 edge. 781

In our Coq development, the thread creation and join operations are directly implemented in  $\mu_{IR}^{thread}$  on top of the low-level spawn instruction. thrd\_create is a macro (a Coq function that generates  $\mu_{IR}^{thread}$  code) that accepts two arguments: the function identifier of the thread to spawn, and a value that is passed to it. It returns a pointer to the thread data structure. Then, the macro thrd\_join, given such a pointer, waits for the completion of the corresponding thread and returns its final result.

<sup>&</sup>lt;sup>7</sup> If we supported function calls (as they are in Vellvm), we could use this instead of the prepend/append mechanism but not having functions reduces the overall complexity of the development.