

#### Dynamic Memory Allocations in a Parallel Context

Aymeric Millan, Thomas Padioleau, Julien Bigot

#### ▶ To cite this version:

Aymeric Millan, Thomas Padioleau, Julien Bigot. Dynamic Memory Allocations in a Parallel Context: A study on memory footprint, and productivity using SYCL. Euro-Par 2023: 29th International Conference on Parallel and Distributed Computing, Aug 2023, LIMASSOL, Cyprus. hal-04486001

HAL Id: hal-04486001

https://hal.science/hal-04486001

Submitted on 1 Mar 2024

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

# Dynamic Memory Allocations in a Hierarchical Parallel Context

A study on performance, memory footprint, and productivity using SYCL

Aymeric MILLAN, Thomas PADIOLEAU and Julien BIGOT


Université Paris-Saclay, UVSQ, CNRS, CEA, Maison de la Simulation, 91191, Gif-sur-Yvette, France {aymeric.millan, thomas.padioleau, julien.bigot}@cea.fr





### Introduction

This poster investigates the challenges of dynamic memory allocations in a hierarchical parallel context using the SYCL 2020[1] programming model and extensions. The study explores memory management using different parallelism paradigms. We study the **performance**, **productivity** and **memory footprint** of each implementation. Dynamic allocations in nested parallel for loops can be found in many situations, such as the semi-Lagragian advection scheme in the GYSELA[2] plasma turbulence simulation code.

- 1D advection inside a multi-• Application: dimensionnal space:
- -x: advected dimension
- -y: independent advection problems
- Sizes representative of the GYSELA use-case
- $-n_x$ : size of one advection problem (1.10<sup>3</sup>)
- $-n_y$ : number of advection problems in 1 node (2.10<sup>6</sup>)







## Minimal theoretical memory footprint

Sequential	Along x	Along x and y	Along y	Out-of-place		
$f = 8 p_y n_x \text{ and } p = p_y p_x \text{ (e.g., } p_{GPU} = 10^5 \text{ and } p_{CPU} = 64, n_x = 10^3, n_y = 2.10^6)$						
$p = p_y = 1$	$p = p_x, p_y = 1$	$p_x = n_x,  p = p_y  n_x$	$p = p_y$			
		f = 8p	$f = 8 p n_x$	$f = 8 n_x n_y$		
$f = 8 n_x$	$f = 8 n_x$	$\mathrm{CPU} pprox 512\mathbf{B}$	$CPU \approx 512  kB$	$pprox 16\mathrm{GB}$		
$pprox 8\mathrm{kB}$	$pprox 8\mathrm{kB}$	$\mathrm{GPU} \approx 800\mathrm{kB}$	$\mathrm{GPU} \approx 800\mathrm{MB}$			
L1 •	$\mathbf{L1}$	L2 •••	L3 CPU/RAM GPU	RAM ••		


The minimal theoretical memory footprint (f) depends on the parallelism strategy, and on p, the degree of parallelism,  $p_x$  and  $p_y$  the parallelism along x and y, respectively. One buffer of  $n_x$  double elements of 8 bytes is allocated for each of the  $p_y$  iterations over y executed concurrently. To get a sense of the orders of magnitude, we use  $p_{CPU} = 64$  corresponding to the number of cores on a typical server CPU and  $p_{GPU} = 10^5$ , the number of active threads typically required to fill a GPU. We identify the level of cache where our GYSELA use-case would fit using each strategy on an NVIDIA A100 GPU (192 KB L1, 40 MB L2, and 40 GB RAM).

### **Evaluation**

Conclusion

	Perf.	Mem. footprint	Productivity feeling
Seq. ●		++	Simple
BR2D •	_		Simple
BR1D •	_		Inner seq. loop in parallel_for
NDRa. •	+	+	Work groups + global size must be divisible by local size
Hier.	++	+	Work groups + mapping logical-physical iteration spaces
Sco. •	+	+	Work groups + nested parallel loops

The **memory footprint** recalls the results of the block above. The performance is detailed in the plots below. The **productivity** is a personal feeling based on the code detailed in the block on the right. The experiments ran on two different hardware architectures: Intel Xeon Gold 6230 for CPU, and NVIDIA A100 40GB for GPU. We used hipSYCL 0.9.4 accelerated CPU and CUDA backends.



It is not trivial to be able to finely control memory allocations in a hierarchical parallel context while guaran-

teeing code portability and performance. BasicRange kernels, the default and simplest way to write parallel

loops in SYCL does not allow managing work-groups nor writing hierarchical nested for each loops, resulting

## **Implementations**



Each implementation provides a different set of tools. More tools give more control over the optimizations but make the implementation harder, decreasing the **productivity** factor.

- Control over work groups (wg) local sizes (lsize)
- local\_accessor, shared memory within the same work-group
- A mapping between a *physical iteration* space (psize) and a logical iteration space (=lsize)

#### • Sequential

```
Using C++ for loops. tmp slice is al- ing a classical parallel_for mapped
located only once and reused for each in- onto a sycl::range. These kernels are
dependant 1D advection problem in y
double* data = allocate(ny*nx);
double* tmp = allocate(nx);
for (int i = 0; i < ny; i++)
     for (int j = 0; j < nx; j++)
```

#### • NDRange By specifying a *global* iteration space (the

cal iteration spaces (i.e. the size of a work group). The number of work groups is deduced by the SYCL implementation. range<2> gsize(ny, nx); range<2> lsize(1, nx); //nb wg deduced by SYCL impl ... local accessor tmp(range<1>(nx)); parallel\_for( nd\_range<2>(gsize, lsize), [=](sycl::nd\_item<2> nd itm){ /\* ix=nd itm.get local id(1);

tmp[ix] = data...

size of the global buffer) divided into lo-

### • Hierarchical

By specifying the *number* of work groups and their *local sizes*. In addition, these kernels allow a finer optimization by providing a control on *physical* and *logical* iteration spaces sizes.

group barrier(itm.group);

 $data[iy,ix]=tmp[ix]; */});$ 

```
range<1> nb_wg(ny);
range<1> lsize(nx);
local_accessor tmp(lsize);
//hw related optimizations
range<1> psize(HW_SIZE);
parallel_for_work_group(
    nb wg, psize,
    [=](group<1>g){
    g.parallel_for_work_item( //distributed groups(...
        lsize,
        [&](h_item<1> it) {
  /* parallel algo */});});
```

BasicRange kernels are implemented usout-of-place and require a second buffer that is the same size of the global buffer.

#### • BasicRange2D

Using a range corresponding to the global buffer range range<2>(ny, nx), thus accessing the values with a unique 2D sycl::id.

```
range<2> r2d(ny, nx);
buffer data(r2d);
buffer tmp(r2d);
q.parallel_for(r2d,
    [=](id<2> itm){
  /*tmp[itm] = ...*/});
//copy(tmp, data);
```

#### • BasicRange1D Using a 1D range along the y dimension

range<1>(ny) and sequentially iterating range<1> r1d(ny); buffer data(r2d); buffer tmp(r2d); q.parallel\_for(r1d, [=](**id**<**1**> i){

for(int j=0; j< nx; j++)

//copy(tmp, data);

/\*tmp[i][j]= ...\*/});

### • Scoped

archical parallelism[3]. This type of kernel is primarily oriented towards compiletime allocations rather than dynamic allocations. range<1> nb\_wg(ny); range<1> lsize(nx); local accessor tmp(lsize);//... parallel( nb wg, lsize, [=](auto g) {

distribute\_items(g,

/\* parallel algo \*/});});

[&](s\_item<1> it){

is an hipSYCL extension to SYCL's hier-

## References

- [1] "SYCL 2020 Specification (revision 6)". In: (2020).
- [2] V. Grandgirard et al. "A 5D gyrokinetic full- f global semi-Lagrangian code for flux-driven ion turbulence simulations". In: (2016).
- [3] Tom Deakin et al. "Benchmarking and Extending SYCL Hierarchical Parallelism". In: 2021
- [4] Christian R. Trott et al. "Kokkos 3: Programming Model Extensions for the Exascale Era". In: (2022).
- [5] Aksel Alpay et al. "Exploring the possibility of a hipSYCL-based implementation of oneAPI". In: 2022. [6] Philip Salzmann et al. "Celerity: How (Well) Does the SYCL API Translate to Distributed Clusters?" In: 2022
- [7] S.J. Pennycook et al. "Implications of a metric for performance portability". In: (2019).









