

# Ultrahigh-Density 3-D Vertical RRAM With Stacked Junctionless Nanowires for In-Memory-Computing Applications

M. Ezzadeen, D. Bosch, B. Giraud, S. Barraud, J. -P. Noel, D. Lattard, J. Lacord, J. Portal, F. Andrieu

## ▶ To cite this version:

M. Ezzadeen, D. Bosch, B. Giraud, S. Barraud, J. -P. Noel, et al.. Ultrahigh-Density 3-D Vertical RRAM With Stacked Junctionless Nanowires for In-Memory-Computing Applications. IEEE Transactions on Electron Devices, 2020, 67 (11), pp.4626-4630. 10.1109/TED.2020.3020779. hal-04442663

# HAL Id: hal-04442663 https://hal.science/hal-04442663v1

Submitted on 6 Feb 2024

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

## Ultra-High-density 3D vertical RRAM with stacked JunctionLess nanowires for In-Memory-Computing applications

# M. Ezzadeen, D. Bosch, B.Giraud, S. Barraud, J.-P. Noël, D. Lattard, J. Lacord, J.M. Portal, F.Andrieu

Abstract— The Von-Neumann bottleneck is a clear limitation for data-intensive applications, bringing In-Memory Computing (IMC) solutions to the fore. Since large data set are usually stored in Non-Volatile Memory (NVM), various solutions have been proposed based on emerging memories, such as OxRAM, that rely mainly on area hungry, one transistor (1T) one OxRAM (1R) bit-cell. To tackle this area issue, whereas keeping the programming control provided by 1T1R bit-cell, we propose to combine Gate-All-Around stacked junctionless nanowires (1JL), and OxRAM (1R) technology to create a 3D memory pillar with ultra-high-density. Nanowire junctionless transistors have been fabricated, characterized, and simulated to define current conditions for the whole pillar. Finally, based on SPICE simulations, we demonstrated successfully scouting logic operations up to three-pillar layers, with one operand per layer.

# Keywords— in/near-memory-computing (IMC), stacked nanowires, junctionless transistors, OxRAM, scouting logic.

### I. INTRODUCTION

With the increasing number of connected devices and Artificial Intelligence (AI) applications, the "data deluge" is a reality, making energy-efficient computing systems a must-have. Unfortunately, the well-known Von-Neumann architecture is computing centric and not data-centric. Data movements in the memory hierarchy result in 50% energy waste [1]. To overcome this limitation, In/Near-Memory Computing (IMC/NMC) rises to be a solution with the co-location of data and logic operations, reducing drastically data movements.

Several IMC approaches can be found in literature, shared between volatile (DRAM with a specific scheme such as Ambit-3D or SRAM) and non-volatile memory (Resistive memories as well as charge storage) [2-4]. Since massive data are mainly stored in Non-Volatile Memory (NVM), they are naturally a good candidate for low-power IMC. In the landscape of the NVM, RRAMs are a promising solution, since they can be scaled down to 10×10nm<sup>2</sup> with good reliability and low voltage operation [5] and a "NOR" architecture providing a bit access more suitable for IMC operations compared to the "NAND" one. In this context, numerous boolean IMC/NMC approaches based on RRAM have been proposed like [6-9]. Mainly, two concepts are competing: the first one implies read and write operations on the RRAM [6-7] and the second one implies only read operations [8-9], preserving in this way the energy budget and the memory endurance. This last concept is named Pinatubo or SCouting Logic (SCL).

Regarding RRAM, one flavor, namely Oxide-based RAM (OxRAM), presents very interesting features like low programming

This work was funded by French Public Authorities through the NANO2022, LabEx Minos ANR-10-LABX-55-01 and by the European Research Council (ERC) through My-CUBE project.

M. E., D. B, B. G., S. B., J.-P. N., D. L., J. L. and F. A are with CEA-LETI/LIST, Univ. Grenoble Alpes, 17 rue des Martyrs, 38054 Grenoble, France.

J.M. P. and M. E. are with Aix Marseille Univ, Université de Toulon, CNRS, IM2NP, Marseille, France.

voltage compared to Flash memory, fast switching time, and very friendly integration with CMOS material. The most aggressive density might be reached considering back-end selector (1S) coupled with one OxRAM (1R). However, this 1S-1R configuration in crossbar array with a really reduced read margin, is hardly compatible with IMC, since sneak path current of unselected cells may strongly limit the array size considered for an IMC operation. Thus the majority of silicon-proven OxRAM circuits are based on the well-known, one access transistor (1T) coupled with one OxRAM (1R). The 1T-1R configuration allows controlling the low sneak current of the unselected cells as well as the current compliance of the selected OxRAM enabling IMC solution as proposed in [10].

The main drawback is a high silicon surface occupation due to the select transistor. To overcome this density issue, one can think of going 3D by stacking 1T/1S-1R on top of the others. For instance, 8 layers vertical self-selective RRAM are proposed in [11], but this solution is only lightly suitable for large-scale IMC since it does not co-integrate one transistor with each RRAM. A boolean IMC approach has been reported in [12] on a Vertical RRAM Pillars with a 1T-4R configuration. In this case, boolean operations take many steps and induce several write operations, which can be detrimental to OxRAMs endurance. Here also, one transistor is not associated with each OxRAM.

Actually, transistors stacking is a challenge due to the thermal budget restrictions for top-tier sequential integration. At the same time, for sub-7nm nodes, Gate-All-Around (GAA) Stacked nanowires with an excellent electrostatic control have been demonstrated, improving both performance and density [13]. As demonstrated in [14], a high number of stacked Si channels can be used, and laterally co-integrated with OxRAMs, paving the way for 3D ultra-high-density integration (Fig.1) compared to 1T1R planar solutions. In addition, uniformly doped channel without junctions (junctionless) devices have emerged as an alternative to conventional devices due to their ease of fabrication and a higher gate oxide reliability.




Fig. 1: 3D pillar structure scheme with 4 layers, including BL, WL and SL voltages configurations to program (SET/RESET) and read a given bitcell.

In this context, the aim of this article is to demonstrate SCL operations, based on our new one junctionless nanowire (1JL) with one lateral OxRAM (1R) ultra-dense pillar structure presented in section II. In section III, the fabrication and electrical characterization

of junctionless transistor are described. Moreover, TCAD simulations are performed, to define the transistor configuration compatible with the different OxRAM programming scenarios. OxRAM features are extracted from fabricated devices [15]. The SCL operations in our new pillar structure, are validated with SPICE simulations based on these technological inputs in section IV. Finally, section V concludes the paper.

## II. A NEW 3D MEMORY: PILLAR STRUCTURE AND MEMORY OPERATION

The memory technology considered in this paper mixes the most advanced CMOS technology (GAA stacked nanowires) with a lateral OxRAM. The bit-cell topology is represented in Fig.1. Conversely to GAA transistors, each source and drain of the stacked nanowires is independent. Thus each nanowire can address an OxRAM, whose materials (oxide and top electrodes) are deposited in a vertical pillar; the bottom electrode of the memory being localized at the drain side of each transistor. So, the final structure includes two times n stacked nanowires with a common gate (WL1, WL2), separate drains (BL1a to BLna, and BL1b to BLnb) and a common pillar called SL gathering the sources.

Programming and read operations on the pillar are performed classically, like in standard 1T1R memories. SET, RESET or READ voltages are applied to BLs or SLs. The bit-cells of the same pilar which are unused are inhibited with  $V_{BL}=V_{SL}$ , while access transistors of unused pilar are off.

Such a memory technology presents the advantages of 1T1R structures with a high integration provided by GAA transistor technology, as long as the transistor features a thin gate oxide (GO1 transistor). This may be possible since GO1 devices already proved their compatibility with OxRAM endurance requirements [16]. In our simulations, four layers (n=4) are considered but up to seven ones were already demonstrated experimentally [14]. Moreover, to extend the up-scaling of such a technology in the vertical dimension, junctionless nanowire transistors are studied in section III. Indeed, the integration of a junctionless transistor relaxes the constraints in terms of source/drain doping for multiple stacked nanowires (n>4).

### III. ANALYSIS OF JUNCTIONLESS DEVICES

A. JunctionLess process flow and performances




Fig. 2: (a) TG-JL TEM cross-section of JAM (N+-N-N+) transistors. (b)  $I_{OFF}$ - $I_{ON}$  for W=50nm and L=60nm and 80nm.

To provide insights on the pillar performances, especially on the current driven by junctionless (JL) transistors, a Tri-Gate-JL (TG-JL) NMOS is fabricated. The Si thickness of TG-JL transistors is 11nm with a channel doping of  $7 \times 10^{18}$  at/cm<sup>3</sup>. The gate stack consists of HfO<sub>2</sub> dielectrics (equivalent oxide thickness EOT=1nm), 5nm ALD TiN, and polysilicon layers. After the gate patterning, an 8nm SiN spacer is defined. To lower the source/drain access resistance the source and drain are highly doped by ion implantation. The process flow is described in [17] and a device cross-section is given in

Fig.2.a. To enable read and write operation of the OxRAM device, a high drive current is required for the reset and the set operations, together with a small ON variability to reduce the resistance distribution. That's why the drive current and variability of TG-JL are experimentally extracted.

First, the tradeoff between the ON- and OFF-state currents (IoN-IOFF, see Fig.2.b) shows that in average, devices of 50nm width and 80nm (respectively 60nm) gate length drive  $87\mu A$  ( $120\mu A$ ) ON-current for an OFF current of  $10^{-9}A$  ( $10^{-6}A$ ) at V<sub>D</sub>=1.3V and V<sub>G</sub>=1.5V.

Secondly, as far as global variability is concerned, NMOS shows a threshold voltage  $V_T$  (extracted at constant current) of 0.18V and a  $V_T$ -deviation of 48mV at W=50nm and L=80nm (Fig.3). It should be pointed out that the higher sub-threshold variability reported for junctionless transistor vs. inversion-mode ones does not translate significantly into a higher ON current variability thanks to screening effects at high gate voltage [17]. From the measured Pelgrom plot (Fig.4.a), we extrapolated a 42mV variation reduction by enlarging the device width to W=75nm.




Fig. 3: (a)  $I_D$ -V<sub>G</sub> curves for W=50nm and L=80nm junctionless nMOS at  $V_D$ =1.3V. (b)  $I_D$ -V<sub>D</sub> curves for W=50nm and L=80nm.

#### B. Drive current for stacked nanowires (W=75nm)

To have insights on JL drive current in the memory array, TCAD simulations (Fig.4.b) have been performed considering TG-JL and GAA nanowire (GAA-NW) configurations at W=75nm. Sentaurus Device tool from Synopsys was used for this study. Compared to the TG-JL (REF in Table I) at W=50nm, simulated TG-JL at W=75nm drives 50% more current at a slightly higher OFF current. Going to a JL-GAA-NW configuration increases both electrostatic control and drive current (-3 decades on IoFF and +70% on IoN). Finally, increasing the channel doping N<sub>D</sub> (from 7×10<sup>18</sup> at/cm<sup>3</sup> to 10<sup>19</sup>at/cm<sup>3</sup>) enables to increase by +150% the drive current compared to the experimental REF at the same IoFF.




Fig. 4: (a) Experimental pelgrom plot measured for TG-JL nMOS (global variability). (b) REF structure for TCAD simulation with the defined process parameters.

In order to assess the impact of the current delivered by the JL transistors configurations, four SET conditions were considered in the following: weak (70 $\mu$ A), Light typical (100 $\mu$ A), Strong Typical (150 $\mu$ A) and Strong (200 $\mu$ A) conditions.

TABLE I					
TABLE OF TCAD RESULTS					
Configuration	TG	TG	GAA	GAA	
W (nm)	50	75	75	75	
N <sub>D</sub> (at/cm <sup>3</sup> )	7.10 <sup>18</sup>	7.10 <sup>18</sup>	7.10 <sup>18</sup>	10 <sup>19</sup>	
log(I <sub>OFF</sub> ) (A)	-7	-6.5	-10	-7	
$I_D @ V_D = 1.3V, V_G = 1.5V$ ( $\mu A$ )	50	75	86	126	

### C. OxRAM distribution extraction

OxRAM distributions are extracted from experimental results published in [15], where OxRAM cells are composed of 10 nm HfO2/Ti layers sandwiched between TiN electrodes and arranged into 4kbits 1T1R array. Resistance distributions (mean  $\mu$  and standard deviation  $\sigma$ ) for previously defined current compliance are extracted for a pulse duration of 100ns and a 2V source line (SL) voltage (table II and illustrated in Fig.8). The RESET conditions for a 2.5V bit line (BL) voltage and a pulse duration of 100ns matches a lognormal HRS distribution with parameters  $\mu$ =120k $\Omega$  and  $\sigma$ =0.63.

TABLE II					
SET CONDITIONS					
Compliance	Resistance parameters				
current (µA)	μ(kΩ) /σ(kΩ)				
200	5.2/0.58				
150	5.7/0.73				
100	8/1.3				
70	10/2				
	SET CONDIT Compliance current (µA) 200 150 100				

#### IV. SCOUTING LOGIC IN THE 1JL-1R ULTRA DENSE PILLAR

In this section, the feasibility of the scouting logic on our 1JL-1R new pillar structure is demonstrated with electrical simulations based on previous section inputs. We simulated a four-layer-pillar (n=4). When only one layer is activated a classical read operation is performed, whereas when two to four layers are simultaneously activated an SCL operation is performed. Four SET programming conditions are considered to increase the numbers of functional layers and thus the number of operands processed in parallel.

All the SPICE simulations presented in this section use (1) an OxRAM model based on experimental distributions given in Table II and (2) a transistor model from a commercial design kit (STMicroelectronics - 130nm) emulating the performances of the junctionless nanowire given Table I. Variability is considered up to 6 sigmas, and Monte Carlo simulations are performed with 1000 runs.




Fig. 5: SCL principle: depending on the RAMs states the current on SL exhibits different values comparable to the current reference of various logic operation.

The SCL principle is first re-called and illustrated considering 2 active layers, with the current distribution and the current reference of the Boolean operation (Fig.5.a) and the circuit equivalent scheme (Fig.5.b). As reported in [9] LRS state corresponds to a logic state '1', and HRS to a logic state '0'. When two layers are simultaneously

activated, the corresponding OxRAMs are subjected to the same read voltage applied between SL and the corresponding BL (BL1 and BL2). Depending on the resistance values of the two OxRAMs (possible combinations are: 2 HRS, 1 HRS / 1 LRS, 2 LRS), the total current flowing through the line SL will take different values belonging to one of the distributions, as depicted Fig.5.a. A current reference (Iref) is then chosen between each current distribution. Boolean operations - AND, OR, XOR - are then simply achieved by sensing the SL current and comparing it to the appropriate reference(s). For instance, to perform an "OR" operation, the SL current Isl is compared to the leftmost reference in Fig.5, Irefor: if Isl is below Irefor, it means that the two accessed memristors are in HRS state (i.e. both represents a logic state '0'), and the "OR" output is, therefore '0'; if Iread is above Irefor, at least one of the memristors is in LRS (logic state '1'), so the "OR" output is '1'. XOR operation is performed by combining the results of the OR and the AND operations. This approach can be extended to n operands, with the simultaneous activation of n layers.

To implement SCouting Logic (SCL) in the pillar, BLs corresponding to the activated layers are grounded, whereas a read voltage is applied to SL. Like for the usual READ operation (see Fig. 1), un-selected bitcells of the selected WL are inhibited ( $V_{BL} = V$ read), and un-selected WLs have their access transistor gate grounded ( $V_{WL} = 0$  V).




Fig. 6: Scouting logic results with Light Typical SET on three layers represented according to (a) current distributions and (b) Memory Windows values between current distributions, @ Vsl=0.5V.




Fig. 7: Scouting logic results with Strong SET on three layers represented according to (a) current distributions and (b) Memory Windows values between current distributions, @ Vsl=0.5V.

To implement SCL successfully on a given number of layers, current distributions corresponding to the different combinations of HRS and LRS states (for instance 2HRS, 1HRS/1LRS, and 2LRS when activating two levels, as shown in Fig.5) must be separated with a significant gap that allow safe read operation. Thus, a successful operation highly depends on HRS and LRS distributions, and therefore on SET and RESET conditions. However, LRS distributions seem to have a more prominent impact on current distributions overlapping, as LRS cell conductance is dominant. As shown in Table II, average and standard deviations of LRS distributions are lower when the compliance current is high (and thus when the SET condition is stronger). So we expect the current distributions to overlap more for weak SET conditions than for strong ones. To illustrate this effect, Fig.6 and Fig.7 present current distributions when 3 layers are activated, for two different SET conditions. Fig.6.a shows the current distributions obtained with Light Typical SET programming condition. We observe that the third distribution (one HRS and two LRS cells) and the fourth one (three LRS cells) overlaps, whereas a slightly positive Memory Windows (MW) is existing for the other cases. Fig.6.b. gives for each pair of side distributions the MW value as a positive value, whereas the overlap value is given as a negative value, both expressed in  $\mu$ A. The same results are presented in Fig.7, but with Strong SETs. We notice that all MW are preserved, making the implementation of SCL possible.

Fig. 8 shows MW and overlaps for various SET conditions, from one (Fig.8.a) to four (Fig.8.d) activated layers, with  $V_{SL}$ = 0.5 V. We notice that, (1) classical read operations (only 1 layer activated) can be achieved by all SET conditions (Fig.8.a), (2) scouting logic can be performed with up to three layers with the two strongest SET conditions, and (3) as expected, MW are larger for stronger SET conditions.




Fig. 8: MW and overlap as a function of SET conditions, on a pillar of four layers, with one (a) to four (d) activated layers @ Vsl=0.5V.

### V. CONCLUSION

We proposed a high-density 3D vertical RRAM pillar with stacked Junctionless nanowires (1JL-1R configuration) for In-Memory-Computing purposes. Based on electrical characterization and TCAD/SPICE simulations, we demonstrated the capability of junctionless transistors for performing classical read/write operations, and for delivering sufficient compliance current during SET, enabling SCL with up to three operands. Future work will consider simulations on a whole memory cube with the corresponding periphery to demonstrate the concept on a larger scale.

#### REFERENCES

- M. Horowitz, '1.1 Computing's energy problem (and what we can do about it)', in 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), Feb. 2014, pp. 10–14, doi: 10.1109/ISSCC.2014.6757323.
- [2] A. Sebastian, M. Le Gallo, R. Khaddam-Aljameh, and E. Eleftheriou, 'Memory devices and applications for in-memory computing', *Nat. Nanotechnol.*, Mar. 2020, doi: 10.1038/s41565-020-0655-z.
- [3] P. Wang *et al.*, 'Three-Dimensional nand Flash for Vector–Matrix Multiplication', *IEEE Trans. VLSI Syst.*, vol. 27, no. 4, pp. 988–991, Apr. 2019, doi: 10.1109/TVLSI.2018.2882194.

- [4] Vivek Seshadri et al., 'Ambit: In-memory Accelerator for Bulk Bitwise Operations Using Commodity DRAM Technology', in Proceedings of the 50th Annual IEEE/ACM International Symposium on Microarchitecture, New York, NY, USA, 2017, pp. 273–287, doi: 10.1145/3123939.3124544.
- [5] B. Govoreanu *et al.*, '10×10nm2 Hf/HfOx crossbar resistive RAM with excellent performance, reliability and low-energy operation', in 2011 International Electron Devices Meeting, Dec. 2011, pp. 31.6.1-31.6.4, doi: 10.1109/IEDM.2011.6131652.
- [6] S. Kvatinsky, G. Satat, N. Wald, E. G. Friedman, A. Kolodny, and U. C. Weiser, 'Memristor-Based Material Implication (IMPLY) Logic: Design Principles and Methodologies', *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 22, no. 10, pp. 2054–2066, Oct. 2014, doi: 10.1109/TVLSI.2013.2282132.
- S. Kvatinsky et al., 'MAGIC—Memristor-Aided Logic', IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 61, no. 11, pp. 895–899, Nov. 2014, doi: 10.1109/TCSII.2014.2357292.
- [8] S. Li, C. Xu, Q. Zou, J. Zhao, Y. Lu, and Y. Xie, 'Pinatubo: a processing-in-memory architecture for bulk bitwise operations in emerging non-volatile memories', in *Proceedings of the 53rd Annual Design Automation Conference on - DAC '16*, Austin, Texas, 2016, pp. 1–6, doi: 10.1145/2897937.2898064.
- [9] L. Xie et al., 'Scouting Logic: A Novel Memristor-Based Logic Design for Resistive Computing', in 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), Bochum, Jul. 2017, pp. 176– 181, doi: 10.1109/ISVLSI.2017.39.
- [10] W.-H. Chen *et al.*, 'A 16Mb dual-mode ReRAM macro with sub-14ns computing-in-memory and memory functions enabled by self-write termination scheme', in 2017 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, Dec. 2017, pp. 28.2.1-28.2.4, doi: 10.1109/IEDM.2017.8268468.
- [11] Q. Luo et al., '8-Layers 3D vertical RRAM with excellent scalability towards storage class memory applications', in 2017 IEEE International Electron Devices Meeting (IEDM), Dec. 2017, pp. 2.7.1-2.7.4, doi: 10.1109/IEDM.2017.8268315.
- [12] H. Li *et al.*, 'Four-layer 3D vertical RRAM integrated with FinFET as a versatile computing unit for brain-inspired cognitive information processing', in 2016 IEEE Symposium on VLSI Technology, Jun. 2016, pp. 1–2, doi: 10.1109/VLSIT.2016.7573431.
- [13] N. Loubet *et al.*, 'Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET', in 2017 Symposium on VLSI Technology, Jun. 2017, pp. T230–T231, doi: 10.23919/VLSIT.2017.7998183.
- [14] S. Barraud *et al*, '7-Levels-Stacked Nanosheet GAA Transistors for High Performance Computing', *VLSI*, 2020.
- [15] A. Grossi et al., 'Fundamental variability limits of filament-based RRAM', in 2016 IEEE International Electron Devices Meeting (IEDM), Dec. 2016, pp. 4.7.1-4.7.4, doi: 10.1109/IEDM.2016.7838348.
- [16] J. Sandrini et al., 'OxRAM for embedded solutions on advanced node: scaling perspectives considering statistical reliability and design constraints', in 2019 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, Dec. 2019, pp. 30.5.1-30.5.4, doi: 10.1109/IEDM19573.2019.8993484.
- [17] D. Bosch *et al.*, 'All-Operation-Regime Characterization and Modeling of Drain Current Variability in Junctionless and Inversion-Mode FDSOI Transistors', *VLSI*, 2020.