

# Pulse Current Characterization of SiC GTO Thyristors with Etched JTE

Sigo Scharnholz, Ralf Hassdorf, Gontran Pâques, Bertrand Vergne, Dominique Planson

### ► To cite this version:

Sigo Scharnholz, Ralf Hassdorf, Gontran Pâques, Bertrand Vergne, Dominique Planson. Pulse Current Characterization of SiC GTO Thyristors with Etched JTE. European Conference on Silicon Carbide and Related Materials (ECSCRM 2012), Sep 2012, Saint-Petersbourg, Russia. pp.986-989, 10.4028/www.scientific.net/MSF.740-742.986. hal-04423357

## HAL Id: hal-04423357 https://hal.science/hal-04423357

Submitted on 29 Jan 2024

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

## Pulse Current Characterization of SiC GTO Thyristors with Etched JTE

Sigo Scharnholz<sup>1,a</sup>, Ralf Hassdorf<sup>1,b</sup>, Gontran Pâques<sup>1,c</sup>, Bertrand Vergne<sup>1,d</sup>, and Dominique Planson<sup>2,e</sup>

<sup>1</sup>French-German Research Institute of Saint-Louis (ISL), 5 rue du Général Cassagnou, 68301 Saint-Louis, France

<sup>2</sup>Université de Lyon, INSA de Lyon, Ampère Laboratory UMR 5005, 20 avenue Albert Einstein, 69621 Villeurbanne, France

<sup>a</sup>sigo.scharnholz@isl.eu, <sup>b</sup>ralf.hassdorf@isl.eu, <sup>c</sup>gontran.paques@rwth-aachen.de, <sup>d</sup>bertrand.vergne@isl.eu, <sup>e</sup>dominique.planson@insa-lyon.fr

Keywords: Thyristor, gate turn-off, GTO, edge termination, JTE, pulsed power

Abstract. In this paper we highlight our latest results on high voltage SiC thyristors comprising an etched JTE. Compared to our previous design concepts, the thyristors described here are larger in size and have been investigated regarding pulsed power applications. Quasi-static on-state characteristics show that the devices withstand a repetitive current load of up to 16 A corresponding to a current density of 825 A/cm<sup>2</sup>. Their switching behavior was evaluated up to 1000 V demonstrating characteristic waveforms at turn-on and gate turn-off. Moreover, pulsed current characteristics show that the typical device under test sustained a current pulse of 20  $\mu$ s with a peak value of 200 A and 10 kA/cm<sup>2</sup>, respectively.

### Introduction

At present, power switches based on SiC are on their way into the market. Thyristors are among them [1], however, the commercial ones are not optimized specifically for pulsed power purposes. Otherwise, progress has been achieved in tailoring the structure of the thyristor termination in order to avoid electrical field crowding at the device edges [2]. In this context, we have employed an advanced etched junction termination extension (JTE) featuring a multiple-step layout [3,4, and refs. therein]. In principle, this kind of termination allows for a protection efficiency of 96% accompanied by a very low leakage current level until the onset of the avalanche breakdown. Following this kind of termination, we recently completely overhauled the entire design of our first-generation thyristors [5], particularly allowing for large-area contact pads. First results based on this design concept have been published elsewhere [6]. Here, we report on thyristors which are larger in size and aimed at pulsed power applications.

### **Device Design and Fabrication**

**Structure and Layout.** The source material of our devices is an 8° off-axis n-type 4H-SiC wafer from SiCrystal AG. The epilayer structure was grown at Acreo AB according to the target specifications given in Fig. 1. The stacking sequence of  $n^+(substrate)/n$  (buffer)/p/p<sup>-</sup>/n/p<sup>+</sup> is typical for SiC GTO thyristors. It is an asymmetrically blocking structure with an ideal forward breakdown voltage of 13.7 kV as determined by one-dimensional finite-element simulations.

The devices are terminated by our so-called graded etched (GE) JTE, conceptual details of which can be found elsewhere [3,4]. As for the thyristors presented here, the JTE consists of two steps, having a length of 250  $\mu$ m and 50  $\mu$ m (*cf.* Fig. 1). The remaining n-base height underneath these two steps is 800 nm and 600 nm, respectively. Initially, it was intended to add more steps, however, electrical inspection measurements performed after each etching step in a vacuum probing chamber indicated that the two-step JTE structure was sufficient to attain a reasonable blocking capability of the device structure on target. In fact, all thyristors originating from the concerned wafer batch revealed a breakdown voltage limited to 4.5 kV, remaining unchanged even at high temperature. As

signaled by depth profiling analysis using secondary ion mass spectroscopy (SIMS) the buffer layer suffers from an unexpected low doping concentration. As a consequence, this suggests that the premature breakdown is driven rather by a punch-through effect within the buffer layer than by an avalanche-like behavior of carriers in the drift layer.

The active area of the devices presented here is  $1.96 \text{ mm}^2$ . With a total JTE length of 300 µm and a safety margin to the cutting edge, the total die surface attains  $2.7 \times 2.7 \text{ mm}^2$ . The layout resembles that of a GTO thyristor with interdigitated gate and anode stripes. The structure counts 15 anode stripes, 1.2 mm long and 60 µm wide, which are separated by 30 µm wide gate trenches. Isolated by a thick SiO<sub>2</sub> layer, the contact stripes of gate and anode are interconnected on a second metallization level, thus forming large area contact pads. This surface-optimized gate design, enabling a large number of bonding wires to be connected, is one feature which is distinctly different from our first-generation thyristors [5].



Fig. 1: Schematic cross-section of the employed thyristor structure with an etched JTE ( $h_0 = 2.2 \ \mu\text{m}$ ,  $h_1 = 0.2 \ \mu\text{m}$ ,  $h_{mesa} = 1.7 \ \mu\text{m}$ ).



Fig. 2: Viewgraph of a  $2.7 \times 2.7 \text{ mm}^2 \text{ SiC}$  GTO thyristor die with large area contact regions.

**Processing.** For reasons of material costs and in order to vary processing parameters, as for instance the number and height of the termination steps, the wafer has been cut in advance into samples measuring 10 mm by 10 mm. The fabrication process is based on a mask set with ten levels, including three levels for realizing a JTE within three steps: First, the anode/gate structure and the termination steps were etched using reactive ion etching (RIE). For etching the anode, a nickel mask has been used aiming at steep edges precisely bordering the gate fingers. For the termination steps, a resist mask was employed. In all cases, the etching was performed in a gas flow of  $SF_6$  and  $O_2$ , thus resulting in an average removal rate of 145 nm/min.

Following the RIE and an extensive cleaning procedure, the primary metallization has been realized directly on the interdigitated structure of anode and gate. The primary metallization consists of nickel on the gate as well as the cathode and of a Ti/Ni/Al trilayer on the anode. All metal layers were annealed in a RTP reactor. Gate and anode fingers were subsequently covered by a 1  $\mu$ m thick Al layer. Then a SiO<sub>2</sub> passivation layer was deposited using PECVD. Opening windows were etched to interconnect the primary metallization with three contact pads formed on top of the device structure (see Fig. 2). This second metallization level consists of a 3  $\mu$ m thick Al layer.

**Packaging.** The dies are solder attached to a PCB type of support having the foot print of a TO 254 housing. As can be seen in Fig. 2, the connection to the outer periphery has been realized by means of numerous Al bonding wires, each 50  $\mu$ m in diameter. Devices tested at elevated voltages are additionally isolated by a translucent silicone gel.

#### **Electrical Characterization**

**On-state.** The on-state characteristic of the device under test as obtained using a curve tracer is illustrated in Fig. 3. It turned out that the gate current must exceed 20 mA in order to switch the device on. Moreover, the device withstands a repetitive current load of up to 16 A corresponding to a current density of 825 A/cm<sup>2</sup> which demonstrates its ruggedness and current handling capabilities. The on-state voltage drop reaches 6 V at 100 A/cm<sup>2</sup> which is quite high even for a device with a 100  $\mu$ m thick drift layer. It can be attributed to some processing failure during the formation of the primary metallization, resulting in a relatively high contact resistance.



GTO thyristor measured using a curve tracer.

highest voltage ( $V_C = 1 \text{ kV}$ ), the turn-on time amounts to 120 ns.



While the turn-on is uncritical, the gate turn-off posed some problems at higher voltages. For the lowest voltage ( $V_c = 400$  V), the thyristors could be turned off with a 20 µs gate current pulse, similar to turn-on but with a positive amplitude (+100 mA). However, to ensure a safe turn-off at voltages of 700 V and 1 kV, the gate current needed to be maintained for 30 µs or even 200 µs, respectively. As shown in Fig. 4, this recovery time is reflected by a considerable current tail.

**Pulse Characterization.** In order to evaluate the capabilities of the developed SiC thyristors for pulsed power applications [7], they were tested in a capacitive discharge circuit. Fig. 5 is showing the last current pulse in a series of discharge tests with successively increasing peak current. In this way, several thyristors have been tested up to their performance limit. The typical device under test sustained a current pulse of 20  $\mu$ s with a peak value of 200 A and 10 kA/cm<sup>2</sup>, respectively. After the series of current pulses the device was still functioning but, as shown in Fig. 6, degradation of the thyristor blocking capability hindered further enhancement of the capacitor charging voltage. It is important to note that these performance tests have not been limited by any bonding wire failure which applied to our first-generation thyristors [5]. The wire bonding appears to be quite reliable and should permit evaluating our devices up to much higher peak currents.

#### Conclusion

Here, for the first time, we present pulse current characteristics of our new generation of devices comprising an etched JTE. Thanks to their new gate/anode layout the devices could be reliably



connected with a large number of bonding wires and thus be tested up to their intrinsic limits. Just like other early-stage SiC thyristors [8,9] the presented devices suffer from a degradation of the blocking characteristics. Although no particular optical inspection has been made yet, the cause of failure is likely due to local overheating and damage to the passivation layer. On the other hand, a degradation of the on-state characteristic is not observed referring to the pulse stress series performed. So far, these results are of preliminary nature and a comprehensive analysis is necessary to draw final conclusions about our SiC thyristors. In particular, it is necessary to study the evolution of the degradation step-by-step looking at both the static on-state and blocking characteristics.

250

### References

[1] See, e.g., information on http://www.genesicsemi.com

[2] Q.J. Zhang, A.K. Agarwal, C. Capell, et al., 12 kV, 1 cm<sup>2</sup> SiC Gate turn-off thyristors with negative bevel termination, Materials Science Forum vols.717-720 (2012) pp.1151-1154.

[3] G. Pâques, S. Scharnholz, N. Dheilly, D. Planson, and R.W. De Doncker, High-voltage 4H-SiC thyristors with a graded etched junction termination extension, IEEE Electron Device Letters vol.32 (2011) pp.1421-1423.

[4] G. Pâques, N. Dheilly, D. Planson, R.W. De Doncker, and S. Scharnholz, Graded etched junction termination for SiC thyristors, Materials Science Forum vols. 679-680 (2011) pp. 457-460.

[5] S. Scharnholz, B. Vergne, J.P. Konrath, G. Pâques, and V. Zorngiebel, Pulse current characterization of SiC GTO thyristors, Materials Science Forum vols.679-680 (2011) pp.682-685.

[6] G. Pâques, S. Scharnholz, N. Dheilly, D. Planson, and R.W. De Doncker, Comparison of SiC thyristors with differently etched JTEs, Materials Science Forum vols.717-720 (2012) pp.1167-1170.

[7] E. Spahn, K. Sterzelmeier, C. Gauthier-Blum, V. Brommer, L. Sinniger, and B. Grasser, 50-kJ ultracompact pulsed-power supply unit for active protection launcher systems, IEEE Transactions on Magnetics vol.45(1) (2009) pp.462-466.

[8] N. Dheilly, G. Pâques, S. Scharnholz, and D. Planson, Pulse characterization of optically triggered thyristors, Materials Science Forum vols.717-720 (2012) pp.1179-1182.

[9] H. O'Brien, W. Shaheen, and S.B. Bayne, Evaluation of 4 mm × 4 mm silicon carbide thyristors, IEEE Transactions on Dielectrics and Electrical Insulation vol.14(4) (2007) pp.986-993.