Drain Current Variability in 2-levels Stacked Nanowire Gate All Around P-type Field Effect Transistors - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2023

Dates et versions

hal-04305370 , version 1 (27-11-2023)

Identifiants

Citer

Donghyun Kim, Sylvain Barraud, Gérard Ghibaudo, Christoforos Theodorou, Jae Woo Lee. Drain Current Variability in 2-levels Stacked Nanowire Gate All Around P-type Field Effect Transistors. 2023 7th IEEE Electron Devices Technology & Manufacturing Conference (EDTM), Mar 2023, Seoul, South Korea. pp.1-3, ⟨10.1109/EDTM55494.2023.10103067⟩. ⟨hal-04305370⟩
18 Consultations
14 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More