Toward an Innovative Monolithic Integration of Vertical and Lateral GaN Devices


To cite this version:

HAL Id: hal-04303675
https://hal.science/hal-04303675
Submitted on 18 Dec 2023

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Toward an Innovative Monolithic Integration of Vertical and Lateral GaN Devices

Zahraa Zaidan1,2, Nedal Al Taradeh1, Christophe Rodriguez1, Abdelatif Jaouad1, Ali Soltani1, Josiane Tasselli2, Karine Isoird2, Luong Viet Phung3, Camille Sonneville4, Dominique Planson4, Yvon Cordier3, Frédéric Moranchon2 and Hassan Mah4

1 CNRS-LN2, 3I-Université de Sherbrooke, 3000 Boulevard de l’Université, Sherbrooke J1K 0A5, QC, Canada
2 LAAS-CNRS, Université de Toulouse, CNRS, UPS, Toulouse, France
3 CNRS-CRHEA, rue Bernard Grégory, 06560 Valbonne, France
4 Univ. Lyon, INSA Lyon, Univ. Claude Bernard Lyon 1, Ecole Centrale Lyon, CNRS, Ampère, F-69621, France

Email: Zahraa.Zaidan@USherbrooke.ca

Abstract—This work presents an innovative technology where GaN-based vertical and lateral devices are monolithically integrated. Indeed, this technology will enable to drive high-power switching devices (vertical GaN power FinFETs) using lateral GaN HEMTs with minimum losses and high stability. The main challenge of this technology is the electrical isolation between these two devices. In this paper, a new isolation approach is presented to avoid any degradation of the lateral transistor performance. In fact, the high voltage applied at the drain of the vertical GaN power FinFET can drastically affect the drain current of the lateral GaN HEMT. To overcome this problem, a highly doped n+ GaN layer is inserted between the epi-layers of these two devices. TCAD-Sentaurus simulator is used to validate this new approach. Indeed, this highly n-doped GaN layer is blocking the vertical high electrical field and preventing any depletion of the 2D gas of the lateral GaN HEMT. To the best of our knowledge, it is the first time where the vertical and lateral GaN devices are integrated within the same technology.

Keywords—GaN HEMT, vertical GaN FinFET, TCAD-Sentaurus, isolation, highly doped GaN, integrated circuits

I. INTRODUCTION

The exceptional physical properties of gallium nitride (GaN) recently attracted researcher’s attention as a substitute for silicon in many applications [1]. GaN is a high-saturation-velocity material that withstands high temperature and high voltage thanks to its high breakdown electrical field and wide band gap [2]. The use of GaN-based devices has prompted the development of a number of devices like GaN HEMTs [3] and vertical GaN devices [4]. GaN-based power converters should occupy a significant part of the semiconductor market over the next decade by promising huge economic advantages specially in the Electric Vehicle industry (EV) with Power Electronic Conversion Systems (PECS) [5]. In our work we have designed a new technology for power converter by integrating GaN vertical and lateral devices on the same wafer. This approach allows to obtain a high-power switch, monolithically integrated with HEMT-based gate driver, and to enhance overall performance. The electrical isolation between these two GaN devices is a big challenge. In fact, the vertical GaN power FinFET is grown on n-doped GaN substrate shared with the HEMT. So, the backside of this last will be exposed to high voltage and its performance will be degraded. To solve this problem, we used TCAD-Sentaurus simulation to study a new technique to isolate vertical and lateral GaN transistors integrated on the same wafer.

II. SIMULATION RESULTS

The adopted approach in this work to insulate the lateral from the vertical GaN device is based on the insertion of a highly doped n-type GaN layer with a donor concentration of $1 \times 10^{19}$ cm$^{-3}$ and a thickness of $t_{\text{GaN}} = 0.2$ µm between these two devices (Figure 1). The TCAD-Sentaurus software is used to evaluate the impact of this additional n+ GaN layer on the device performance. As shown in Figure 2, without the n+ layer, the HEMT output characteristics ($I_{\text{DS}}$-$V_{\text{GS}}$) are drastically degraded when a high voltage (1000 V) is applied on the backside contact (Vertical power GaN device contact). Using our new approach, we observe that the problem is solved even when applying the high voltage on the backside contact (Figure 3). The grounded extra layer is blocking the vertical electric field and improves the HEMTs performance. The HEMT on-resistance ($R_{\text{ON}}$) vs the voltage applied to the backside contact is presented in Figure 4. We can observe that $R_{\text{ON}}$ increases from 5.7 Ω⋅mm to 48.38 Ω⋅mm as the applied voltage exceeds 900 V, until the device exhibits a diode behavior at 1000 V. The influence of both thickness and doping concentration of this extra layer has been investigated as presented in Figures 5 and 6. We can determine from these graphs that the thickness and doping concentration needed to isolate lateral from vertical devices are $t_{\text{GaN}} = 10$ nm and $N_d = 1 \times 10^{18}$ cm$^{-3}$, respectively. We can conclude that our approach solves the initial problem and allows to monolithically integrate vertical and lateral GaN devices within the same technology. To the best of our knowledge, this is the first time that such an innovative approach is proposed to tackle the difficulties related to the fabrication of efficient high voltage switching systems based on GaN.

Fig. 1. AlGaN/GaN HEMT schematic cross section showing the position of the n+ GaN insulating layer as used in the TCAD-Sentaurus simulations.

Fig. 2. $I_{DS}(V_{DS})$ output characteristics of the simulated HEMT device with different applied voltages ($V_{sub}$) on the backside contact (Vertical power GaN device contact).

Fig. 3. $I_{DS}(V_{DS})$ output characteristics of the simulated HEMT device with and without n+ GaN layer at $V_{sub}$ applied on the backside contact.

Fig. 4. Impact of the applied backside voltage ($V_{sub}$) on the on-resistance ($R_{ON}$) of the simulated HEMT device.

Fig. 5. $I_{DS}(V_{DS})$ output characteristics of the simulated HEMT device with different thicknesses ($t_{iso}$) of the n+ GaN layer at 1000 V applied voltage on the backside contact.

Fig. 6. $I_{DS}(V_{DS})$ output characteristics of the simulated HEMT device with different donor doping concentrations ($N_d$) of n+ GaN layer at 1000 V applied voltage on the backside contact.