Evaluating the Impact of Aging on Path-Delay Self-Test Libraries - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2023

Evaluating the Impact of Aging on Path-Delay Self-Test Libraries

Résumé

Self-Test Libraries (STLs) developed for path-delay faults are crucial to ensure the reliability of modern digital integrated circuits, since they represent a widely adopted solution to detect in-field faults occurring during the operational phase, e.g., due to aging. However, physical parameters may shift over time, leading to changes in device behavior and potential failures with respect to end of manufacturing. This is especially crucial in safety-critical applications such as those adopted in automotive systems. The main objective of this paper is to assess the quality of STLs over time by monitoring how critical paths change due to aging effects and evaluating the fault coverage of STLs. An automatic framework is proposed to age an integrated circuit starting from a limited set of physical data related to the adopted technology. The insights gained from this approach will allow test engineers to harden STLs and ensure that strict reliability requirements are always met.

Fichier non déposé

Dates et versions

hal-04303499 , version 1 (23-11-2023)

Licence

Paternité - Pas d'utilisation commerciale

Identifiants

Citer

Riccardo Cantoro, Sandro Sartoni, Matteo Sonza Reorda, Lorena Anghel, Michele Portolan. Evaluating the Impact of Aging on Path-Delay Self-Test Libraries. IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT 2023), Oct 2023, Juan-les-Pins, France. pp.1-7, ⟨10.1109/DFT59622.2023.10313531⟩. ⟨hal-04303499⟩
5 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More