

Using HARV-SoC for Reliable Sensing Applications in Radiation Harsh Environments

André Martins Pio de Mattos, Douglas Almeida dos Santos, Carolina Imianosky, Douglas Rossi Melo, Luigi Dilillo

▶ To cite this version:

André Martins Pio de Mattos, Douglas Almeida dos Santos, Carolina Imianosky, Douglas Rossi Melo, Luigi Dilillo. Using HARV-SoC for Reliable Sensing Applications in Radiation Harsh Environments. IWASI 2023 - 9th IEEE International Workshop on Advances in Sensors and Interfaces, Jun 2023, Bari, Italy. pp.227-232, 10.1109/IWASI58316.2023.10164578 . hal-04266899

HAL Id: hal-04266899

https://hal.science/hal-04266899

Submitted on 31 Oct 2023

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

This is a self-archived version of an original article.

This reprint may differ from the original in pagination and typographic detail.

Title: Using HARV-SoC for Reliable Sensing Applications in Radiation Harsh Environments

Author(s): André M. P. Mattos, Douglas A. Santos, Carolina Imianosky, Douglas R. Melo, and Luigi Dilillo

Document version: Post-print version (Final draft)

Please cite the original version:

A. M. P. Mattos *et al.*, "Using HARV-SoC for Reliable Sensing Applications in Radiation Harsh Environments," 2023 9th IEEE International Workshop on Advances in Sensors and Interfaces (IWASI), 2023.

This material is protected by copyright and other intellectual property rights, and duplication or sale of all or part of any of the repository collections is not permitted, except that material may be duplicated by you for your research use or educational purposes in electronic or print form. You must obtain permission for any other use. Electronic or print copies may not be offered, whether for sale or otherwise to anyone who is not an authorized user.

Using HARV-SoC for Reliable Sensing Applications in Radiation Harsh Environments

André M. P. Mattos*, Douglas A. Santos*, Carolina Imianosky[†], Douglas R. Melo[‡], and Luigi Dilillo*

*LIRMM, University of Montpellier, CNRS, Montpellier, France

[†]IES, University of Montpellier, CNRS, Montpellier, France

[‡]LEDS, University of Vale do Itajaí, Itajaí, Brazil

{andre.martins-pio-de-mattos, douglas.almeida-dos-santos, carolina.imianosky}@etu.umontpellier.fr,

{andre.martins-pio-de-mattos, douglas.almeida-dos-santos, carolina.imianosky}@etu.umontpellier.fr, drm@univali.br, luigi.dilillo@umontpellier.fr

Abstract

Sensing systems are present in most application domains, including those in harsh environments. These systems are often designed around processing units sensitive to these environmental conditions. Still, the systems must withstand extreme operational conditions in these environments and maintain consistent measurements. In this work, we present the challenges imposed by radiation effects in sensing applications and discuss the utilization of a fault-tolerant RISC-V System-on-Chip, the HARV-SoC, to mitigate their impact. The HARV-SoC comprises peripherals and the fault-tolerant HARV core, which relies on hardening strategies, such as physical and information redundancy, to meet the requirements of critical applications targeting harsh environments and reduce the propagation of errors. Hence, we guide how to employ the proposed system in sensing applications and empower the community with a new tool for reliability-oriented projects.

Index Terms

RISC-V, System-on-Chip, Sensors, Reliability, Radiation Effects

I. INTRODUCTION

Sensing research and development has experienced significant growth in recent years, instigated by their broad utilization in several application domains (e.g., radiation facilities, avionics, aerospace, and industry). Some of these applications are exposed to harsh environments, which may affect the operation of the electronic system due to harsh conditions such as extreme temperatures, pressure, corrosion, and radiation [1]. Thus, these systems must monitor the environmental conditions with proper sensors to ensure safe and acceptable operation. Besides that, the elements connected to the sensor, such as controllers, interfaces, and peripherals, must also be designed to deal with the characteristics of the harsh environment.

For example, in nuclear power plants [2], [3] and particle accelerators [4], [5], the electronic components and systems may be exposed to a mixed radiation field. This exposure can lead to different types of radiation damage as displacement damage, Single Event Effects (SEEs), and Total Ionizing Dose (TID). The operation of the systems can be affected by transient, permanent, or intermittent faults caused by the condition of harsh environments [6]. For instance, single and multiple-bit upsets in sensitive elements and structures of a system may lead to catastrophic failures in critical systems.

The effects caused by radiation can be mitigated by using radiation-hardened components. Although, these components are expensive due to the tailored manufacturing process and the niche market. Moreover, many of these components are based on proven, and older technologies and may lack in performance, e.g., power consumption and processing speed [7].

One possible approach is to use Commercial Off-The-Shelf (COTS) devices, mainly designed for terrestrial commercial purposes. However, most documentation of COTS components does not have the necessary radiation data to estimate their degradation in different environments [8]. Another possibility is to combine COTS components with radiation-hardening techniques. The developers can employ redundancy methods by exploiting temporal, spatial, and informational characteristics of a system to improve reliability [9].

In this context, in [10], we presented HARV-SoC, an open-source fault-tolerant RISC-V System-on-Chip (SoC), aimed at hardening the processor against SEEs and enduring the TID of most applications. The RISC-V is an open-source emerging Instruction Set Architecture (ISA) that is becoming an industry standard [11]. It is based on the design of the

The results presented in this paper have been obtained in the framework of the EU project RADNEXT, receiving funding from the European Union's Horizon 2020 research and innovation programme, Grant Agreement no. 101008126, the Region d'Occitanie and the École Doctorale I2S from the University of Montpellier (contract nos. 20007368/ALDOCT-000932 and 22009671), and the Foundation for Support of Research and Innovation, Santa Catarina (FAPESC-2021TR001907).

MIPS processor and has an optimized architecture aimed at simplifying implementation. Despite the several soft-core RISC-V implementations [12]–[14], there are few readily available fault-tolerant RISC-V processors. The focus of the HARV-SoC soft-core implementation is to achieve the highest reliability with the least possible resource usage. The SoC was hardened in its internal architectural structures and has been proven robust for different environments, withstanding harsh radiation conditions. In this work, we discuss the use of the HARV-SoC in several sensing applications in radiation harsh environments.

The remainder of this paper is organized as follows. Section II presents relevant related works. Section III describes the HARV-SoC implementation and its fault tolerance features. Section IV presents possible applications using the HARV-SoC. Finally, Section V gives the final conclusion and proposes future works.

II. RELATED WORK

The following subsections present works that explore the RISC-V ISA for sensing applications and apply fault tolerance techniques to improve the systems' reliability.

A. RISC-V in Sensing Applications

In [15], the authors used the Microchip PolarFire SoC with a RISC-V processor to evaluate the performance and power consumption of the RISC-V architecture for onboard sensor data processing applications. For this, they compared the metrics with platforms containing the ARM Cortex-A9, ARM Cortex-A53, and Power e5500 architectures. The results show that the RISC-V architecture provides a competitive balance between performance and power consumption when compared against well-established ARM Cortex and Power architectures.

The authors from [16] proposed a lightweight pipeline integrated deep learning architecture compatible with RISC-V instructions. Their main goal was to improve the computational performance as much as possible under the limit of low power consumption to accelerate the processing of data captured by the sensors. Thus, they explored instructionand data-level parallelism to obtain a satisfactory energy efficiency ratio and meet the balanced performance metrics, including low power consumption, low latency, and flexible configuration.

B. RISC-V for Harsh Environments

The Scale4Edge project [17] focused on the development of an ecosystem based on a platform concept to supply efficient and cost-effective application-specific edge devices and services for different market segments. The platform is customizable by optional instructions for individual applications, such as High Reliability (HiRel). The Scale4Edge HiRel platform employs a multiprocessor architecture of RISC-V cores that can be configured in hardware lock-step modes, enabling core-level error detection and correction to increase reliability.

The DuckCore, a fault-tolerant processor core architecture based on RISC-V, is proposed in [18]. This architecture uses improved SECDED (Single Error Correction, Double Error Detection) code between pipelines, detects processor operating errors in real-time through the supervision unit, and takes instruction rollbacks for different error types.

C. This Work

Currently, there is a lack of readily available fault-tolerant RISC-V systems that aim at sensing applications. The HARV-SoC is a fault-tolerant processing system, based on readily available COTS components. Thus, in this work, we discuss and present how this SoC can be useful for certain sensing applications and the possible benefits of its usage.

III. FAULT-TOLERANT RISC-V SoC

The HARV-SoC is a RISC-V-based SoC that focuses on reliability for harsh applications [10]. In order to provide these features, this SoC uses the HARV (Hardened RISC-V) processor core [19], which applies fault tolerance techniques to aid in detecting and correcting errors. The following subsections present the HARV processor core and SoC, followed by its radiation characterization.

A. HARV Core

HARV is a multi-cycle RISC-V-based processor core that supports the integer instruction set (RV32I), Control and Status Registers (CSRs), interrupts, and exceptions. Its multi-cycle architecture comprises five stages: instruction fetch, execution, memory access, write back and handle trap. This separation of stages enables faster instruction execution for non-memory access instructions, which will take at least one less cycle when compared to memory access instructions. Furthermore, utilizing a stage for handling traps simplifies the logic for handling synchronous traps. This core is implemented as a soft-core described in VHDL (Very-High Speed Integrated-Circuit Hardware Description Language), improving its portability to most FPGA (Field-Programmable Gate Array) vendors.

Concerning the hardening against faults, HARV applies techniques such as ECC (Error-Correcting Code) and TMR (Triple-Modular Redundancy) for the detection and correction of errors in its internal components. The registers of the register file, the program counter, and the instruction register are hardened using SECDED (Single-Error Correction and Double-Error Detection). The control, ALU (Arithmetic-Logic Unit), and critical CSRs use TMR for hardening. An overview of the HARV core architecture and hardening techniques is presented in Fig. 1.




Fig. 1. HARV core overview.

In addition to the hardening, the HARV processor also provides error reporting capabilities, enabling further application reliability. The error reporting is provided through exceptions, which synchronously interrupt the application flow and report detailed information on the detected error, such as the fault type, application context, and corrupted data. These details enable further investigation by the application to decide, for example, the action taken in case of a double-bit upset in the Program Counter (PC), which is not correctable by the processor architecture.

B. Hardened RISC-V System-on-Chip

The HARV-SoC is a reliable SoC that comprises the peripherals and their integration with the processor while having a low area overhead for its fault tolerance techniques [20]. It has standard features of modern microcontrollers, including support for FreeRTOS and peripherals such as I2C (Inter-Integrated Circuit), GPIO (General Purpose Input/Output), SPI (Serial Peripheral Interface), CAN (Controller Area Network), and UART (Universal Asynchronous Receiver/Transmitter). Also, the SoC includes controllers that enable access to external memories, such as Flash and SDRAM (Synchronous Dynamic Random Access Memory).

Fig. 2 presents an overview of the SoC architecture, including the HARV processor, its interconnection with peripherals, and the fault monitor module, which comprises error correction, detection, and reporting.

The reliability of the HARV-SoC is provided by hardening its critical components, i.e., data memory ECC, bus access timeout, reset controller, watchdog timer reset, and application checksum. For the data memory, the SoC has a configurable parameter that separates the memory into two parts: the data and the ECC. For access to peripherals, the master bus controller provides a timeout flag that triggers an exception when a peripheral takes too long to respond. With the bus timeout, the application receives information about the faulty peripheral. The application may use this faulty peripheral information to perform actions to restore the functionality of a peripheral. For that, the SoC provides a reset controller, which enables resetting specific peripherals. Besides the timeout from the bus, the system also provides a watchdog timer that resets the SoC when a timeout is reached, preventing hang processor failures.

In addition to the hardening embedded in the SoC, application checksum verification is provided. The application startup routines check the entire application using the CRC-32 (Cyclic Redundancy Check-32) checksum. This verification enables the detection of errors while loading the program from the Flash memory.

Furthermore, the fault monitor's error reporting capabilities enable the application to perform actions according to the detected error. If the error is not correctable, the application uses the available information to decide, for example, to ignore the error and continue the execution or even force a system reset to avoid faulty system behavior.

C. Radiation Characterization

The HARV-SoC has been tested in radiation experiments in particle accelerator facilities with different types of particles, such as neutrons, protons, and mixed-field. The latest work [10] presents the results from a test campaign with neutron irradiation in the Chiplr beamline at the Rutherford Appleton Laboratory (RAL), United Kingdom, which reported 97.73% of correct benchmark executions, correcting 98.89% of the detected errors in the fully hardened version of the SoC. The work also presented a detailed analysis of the faulty executions.




Fig. 2. HARV-SoC – fault-tolerant RISC-V SoC architecture.

IV. APPLICATIONS

In this section, we present some sensing application use cases in which HARV-SoC can be used to improve the system's reliability. Despite that, it is important to mention that HARV-SoC is not limited to the given examples since it was primarily developed for harsh environments (e.g., space applications), enabling robust systems to be deployed in these challenging scenarios. Then, our intent in this work is to guide the use of the SoC in a subset of these applications (e.g., sensing, test setups) and empower interested readers with a new tool for projects as well as radiation experiments.

A. Long-Term Exposure

Robust and hardened devices are required for electronics with long-term radiation exposure. When the irradiation is severe, more drastic countermeasures are applied, using expensive hardened devices in complex redundant topologies. However, electronics are not always employed in severe environments for long periods. They often have mild exposure with more moderate requirements, and, in some cases, they need to endure sporadic harsher events.

Nuclear power plants [2], [3] and particle accelerators [4], [5] are examples of facilities where many complex systems and networks are installed, enduring harsh and mild environments with various levels of reliability requirements. As mentioned, applying radiation-hardened devices is expensive, and deploying COTS-only systems is risky and requires high maintenance. Thus, developers combine both approaches to find the most optimized solutions. The HARV-SoC has many desirable characteristics to provide more flexibility for developing these systems, such as enhanced reliability, resourceful fault awareness, design simplicity, and low cost.

For instance, as suggested in [21], the controller unit is an important component to be analyzed under radiation for these applications. As stated in the article, the challenges arise not only from arranging the building blocks for the system but also from the radiation assurance perspective due to the lack of observability in the device and the limited capabilities to recreate realistic irradiation conditions. Hence, HARV-SoC is again a compelling candidate since it provides a lot of built-in internal and flexible external observability. These features allow proper SEE characterization of the full platform since, besides system-level testing, it is possible to have a much deeper analysis of the controller unit without major tailored and complex test fixtures.

Fig. 3 presents the mentioned sensing solution. Each subsystem is subject to different types of validation and concerns: recoverability and robustness of the controller unit, with system-level testing; transceiver device resilience, in which device characterization is envisioned; power system continuity of service, with failure rates and mean time to failure type of tests. It is worth mentioning that such a platform can be used to detect leakages in nuclear power plants, remote sensing units distributed in complex particle accelerators, or to retrofit and upgrade older systems without requiring major infrastructure modifications.

In [23], the authors present key aspects of mobile robots in emergency response to nuclear accidents. The robots need to withstand the radiation encountered in these environments, where different levels of exposure are experienced.



Fig. 3. Battery-powered radiation Monitoring (BatMon) system, a radiation tolerant wireless Internet of Things (IoT) platform for on-field sensor data acquisition [22].

In this case, each robot includes several sensors and actuators, depending on the specific mission. They were designed to operate in normal conditions, and efforts were made to understand their reliability in situ. This application would greatly benefit from using HARV-SoC in the robot's design due to the SoC characteristics: reliability, fault awareness, low cost, low power, and portability. Similarly, the authors in [24] analyze technologies for robotic platforms supporting nuclear decommissioning. They emphasize the reliability requirements for the processing subsystem and provide guidelines for the qualification of such platforms.

B. Atmospheric and Space Applications

Another interesting application for HARV-SoC is payloads embedding sensors and measurement units, targeting in-orbit operation or validating these systems: a processing unit for a camera module in a satellite; a radiation sensor module [25]; or an in-orbit measurement unit [26]. In the first case, the main objective is to provide the most reliable controller to allow continuous and predictable sensor operation. Similarly, in the other use cases, the controller handles important functions associated with the operation of the sensor or experiment and suffers from the same damaging effects that it aims to measure, hence the controller should be more robust and tolerant facing radiation. Despite that, these applications can still compromise the reliability or continuity of operation within their scope (e.g., atmospheric probes, Low Earth Orbit (LEO) satellites). Therefore, developers aim to find solutions that meet the reliability requirements with the lowest effort and cost.

In this context, HARV-SoC is again a competing candidate. The community behind the RISC-V architecture has always-evolving software support with libraries in several domains. Thus, HARV-SoC, as a compatible RISC-V SoC, allows easy porting of these frameworks and provides a standard interface for future extensions. Also, deploying these enhanced COTS-based systems is cheaper than traditional solutions based on radiation-hardened devices.

Fig. 4 shows the payload board that was part of two satellite projects, aiming to perform in-orbit measurements using various memory devices as radiation sensors [26]. This system comprises a main controller that handles and reports the results from algorithms executed in several memory devices target of the study. In this case, an FPGA was used to implement the required memory buses, execute the algorithms, manage experimental data, and forward the data

to the satellite modules. This custom solution was selected to exploit the chosen FPGA device robustness and further hardening enhancements in the implemented controlling logic, characteristics not found in COTS microcontrollers and SoCs at the time. Despite being robust, this solution required considerable development effort and many project iterations to achieve a flight-ready version. This could be reduced if a reliable processor-based approach was readily available and properly validated. Nowadays, this is the case for HARV-SoC, which hybrid architecture with a processor, built-in peripherals, and available programmable array enables the implementation of very flexible and agile solutions, keeping the targeted reliability. It is possible due to the SoC architecture, which allows custom configurations, and the possibility to port existing software and libraries in well-established and high-level programming languages for embedded systems, supporting faster development.



Fig. 4. Radiation Effects Study (RES) experiment board [26].

C. Challenging Radiation Experiments

A compelling use case for HARV-SoC is with radiation testing when not only the device under test is irradiated but the entire system. This is not the case for most experiments, where users have reasonable control over the irradiation area or the full system is exposed to minor effects due to secondaries. However, the irradiation area in some facilities is not configurable or roughly defined, or the source generates harmful secondaries. This is the case for CHARM [27], a mixed-field irradiation facility located at European Council for Nuclear Research (CERN), Switzerland, and ChipIr [28], which generates atmospheric-like neutrons and is located at Rutherford Appleton Laboratory (RAL), United Kingdom.

Fig. 5 presents a board used in experiments of this nature in both mentioned facilities [29]. The system was designed to be testable in these facilities and also to endure a satellite mission for additional testing and validation. The main target of the experiment is to compare three different generations of an SDRAM memory to investigate the various changing technological elements and their impact on radiation performance. It hosts the controller close to the target memory devices to improve their operation and to fit in nanosatellite missions easily.

For the CHARM experiment, these attributes are essential to provide proper results with statistical significance. To reach targeted event counts, the full system must reliably endure the full duration of the test. Notably, the facility accumulates significant TID and induces a lot of SEE in all controlling circuits. For testing complex devices (e.g., memories, transceivers) or even system-level testing (e.g., complete boards, a full nanosatellite [30]), a test controller is often required to apply the test stimuli and report the acquired data. Thus, a reliable microcontroller combined with a flexible FPGA architecture offers an adequate environment for applying that. In this case, the use of HARV-SoC allows safely performing test algorithms in the memories, collecting the results, and reporting reliable experimental data, since the acquired data are not corrupted or erroneously generated in the controller itself.



Fig. 5. Harsh Environment CubeSat Payload (HARSH) board [29].

D. Processor-based Radiation Experiments

A particular application for the HARV-SoC is validating a sensing platform with built-in processing capabilities using complex software design or demanding algorithms. For instance, it can be a robust machine-learning algorithm designed to identify and classify structures or perform dynamic compression algorithms. Two main scenarios are envisioned: the test targets evaluating and comparing only the algorithm with different implementations, or HARV-SoC can be deployed in the actual application, and the test aims to evaluate the system's reliability. In both cases, the observability gained with HARV-SoC greatly supports the analysis. For example, it allows checking for corrupted data in registers and system memory, tracking execution flow just before an error, and critical failures not correctable, allowing proper selection of data in post-analysis.

More specifically, for the first presented scenario, the usage of HARV-SoC has very useful characteristics and features that significantly enhance the test. As mentioned, besides providing internal information to be correlated to the algorithm, it has different hardening configurations, allowing to enable or disable specific corrections. This can isolate or expose a specific element or characteristic of the algorithm and provide better data for analysis. More than that, the disabled corrections keep the error reporting, allowing more comparisons and information about error propagation.

In [31], the authors investigated the impact of radiation-induced errors in approximate computing. In this case, they used a neural network as a case study in an experimental approach to acquire realistic characterization data rather than an artificial injection. The study focused on the impact of memory errors in the application with different levels of approximation, thus the main processing unit was not irradiated. This is another example of the opportunity to improve the test using HARV-SoC. The researchers could have used the aforementioned features to extend their analysis and maintain a proper understanding of the irradiation impact on the overall system, despite the more complex setup.

V. CONCLUSION

In this work, we presented demanding sensing applications and how developers would benefit from utilizing fault-tolerant processing systems based on readily available COTS components. The main aspects and challenges were discussed in each use case, providing notions on employing these low-cost hardened solutions. In particular, systems designed with HARV-SoC present many desired characteristics that provide the required tools for developing and validating the mentioned applications due to the many fault tolerance techniques and error reporting strategies applied in the SoC architecture.

It is important to mention that hardened processing systems are available based on other architectures designed and validated in the industry and academia. However, using RISC-V-based solutions poses a bright future perspective

to novel developments due to the open-source nature of the architecture and the community behind it. With an always-evolving framework, RISC-V systems can inherit existing standard and robust software solutions from other application fields, enabling faster and more secure development. Also, it allows a rich and free ecosystem of development tools, reducing vendor dependency. We embrace this philosophy, making HARV readily available to the community, as shown in our prior works [32].

In future work, we envision improving the SoC capabilities by adding more performance with architectural changes and augmenting the platform with more flexible and diverse peripherals. Also, extending the radiation characterizations is a step forward to meet the requirements of more demanding applications and ensure reliability in a broader set of harsh environments.

REFERENCES

- [1] M. Ohadi and J. Qi, "Thermal management of harsh-environment electronics," in *Twentieth Annual IEEE Semiconductor Thermal Measurement and Management Symposium (IEEE Cat. No.04CH37545)*, 2004, pp. 231–240, doi: 10.1109/STHERM.2004.1291329.
- [2] K. E. Holbert and L. T. Clark, "Radiation hardened electronics destined for severe nuclear reactor environments," *United States*, feb 2016. [Online]. Available: https://www.osti.gov/biblio/1238384
- [3] T. Nidhin, A. Bhattacharyya, R. Behera, T. Jayanthi, and K. Velusamy, "Understanding radiation effects in sram-based field programmable gate arrays for implementing instrumentation and control systems of nuclear power plants," *Nuclear Engineering and Technology*, vol. 49, no. 8, pp. 1589–1599, 2017, doi: 10.1016/j.net.2017.09.002.
- [4] R. G. Alía, M. Brugger, S. Danzeca, F. Cerutti, J. P. de Carvalho Saraiva, R. Denz, A. Ferrari, L. L. Foro, P. Peronnard, K. Røed, R. Secondo, J. Steckert, Y. Thurel, I. Toccafondo, and S. Uznanski, "Single event effects in high-energy accelerators," Semiconductor Science and Technology, vol. 32, no. 3, p. 034003, feb 2017, doi: 10.1088/1361-6641/aa5695.
- [5] K. Roeed, M. Brugger, and G. Spiezia, "An overview of the radiation environment at the LHC in light of R2E irradiation test activities," CERN-ATS-Note-2011-077 TECH, 2011. [Online]. Available: https://cds.cern.ch/record/1382083
- [6] M. Yang, G. Hua, Y. Feng, and J. Gong, Fault-tolerance techniques for spacecraft control computers, 1st ed. Wiley Publishing, 2017.
- Q. Huang and J. Jiang, "A radiation-tolerant wireless communication system for severe accident monitoring without relying on rad-hardened electronic components," *Nuclear Technology*, vol. 207, no. 5, pp. 711–725, 2021, doi: 10.1080/00295450.2020.1794436.
 R. Ferraro, S. Danzeca, C. Cangialosi, R. G. Alía, F. Cerutti, A. Tsinganis, L. Dilillo, M. Brugger, and A. Masi, "Study of the impact of the lhc
- [8] R. Ferraro, S. Danzeca, C. Cangialosi, R. G. Alía, F. Cerutti, A. Tsinganis, L. Dilillo, M. Brugger, and A. Masi, "Study of the impact of the lhc radiation environments on the synergistic displacement damage and ionizing dose effect on electronic components," *IEEE Transactions on Nuclear Science*, vol. 66, no. 7, pp. 1548–1556, 2019, doi: 10.1109/TNS.2019.2902441.
- [9] D. J. Sorin, "Fault tolerant computer architecture," Synthesis Lectures on Computer Architecture, vol. 4, no. 1, pp. 1–104, 2009, doi: 10.2200/S00192ED1V01Y200904CAC005.
- [10] D. A. Santos, A. M. P. Mattos, L. M. Luza, C. Cazzaniga, M. Kastriotou, D. R. Melo, and L. Dilillo, "Neutron irradiation testing and analysis of a fault-tolerant risc-v system-on-chip," in 2022 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), 2022, pp. 1–6, doi: 10.1109/DFT56152.2022.9962335.
- [11] A. Waterman, Y. Lee, D. A. Patterson, and K. Asanović, "The RISC-V instruction set manual, volume I: Base user-level ISA," EECS Department, University of California, Tech. Rep. UCB/EECS-2011-62, May 2011.
- [12] P. D. Schiavone et al., "Slow and steady wins the race? a comparison of ultra-low-power RISC-V cores for Internet-of-Things applications," in 2017 27th International Symp. on Power and Timing Modeling, Optimization and Simulation (PATMOS), Sep. 2017, pp. 1–8, doi: 10.1109/PATMOS.2017.8106976.
- [13] K. Asanović, R. Avizienis, J. Bachrach, S. Beamer, D. Biancolin, C. Celio, H. Cook, D. Dabbelt, J. Hauser, A. Izraelevitz, S. Karandikar, B. Keller, D. Kim, J. Koenig, Y. Lee, E. Love, M. Maas, A. Magyar, H. Mao, M. Moreto, A. Ou, D. A. Patterson, B. Richards, C. Schmidt, S. Twigg, H. Vo, and A. Waterman, "The rocket chip generator," EECS Department, University of California, Tech. Rep. UCB/EECS-2016-17, Apr 2016.
- [14] S. Nolting, U. Martinez-Corral, zipotron, L. Asplund, H. B. Andersen, T. Meissner, A. Wenzel, A. Charles, Gideon, J. Herbert, T. Ramsland, lab-mathias claussen, R. Corsi, H. Guzmán-Miranda, J. Pfau, M. Ludwig, Mario, P. Cotret, P. Dwivedi, T. G. Badger, M. Fischer, and gottschalkm, "stnolting/neorv32: v1.7.2," Jun. 2022, doi: 10.5281/zenodo.669636.
- [15] M. J. Cannizzaro, E. W. Gretok, and A. D. George, "RISC-V benchmarking for onboard sensor processing," in 2021 IEEE Space Computing Conference (SCC). IEEE, 2021, pp. 46–59, doi: 10.1109/SCC49971.2021.00013.
- [16] H. Zhang, X. Wu, Y. Du, H. Guo, C. Li, Y. Yuan, M. Zhang, and S. Zhang, "A heterogeneous RISC-V processor for efficient DNN application in smart sensing system," *Sensors*, vol. 21, no. 19, p. 6491, 2021, doi: 10.3390/s21196491.
- [17] W. Ecker, P. Adelt, W. Mueller, R. Heckmann, M. Krstic, V. Herdt, R. Drechsler, G. Angst, R. Wimmer, A. Mauderer et al., "The Scale4Edge RISC-V ecosystem," in 2022 Design, Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 2022, pp. 808–813, doi: 10.23919/DATE54114.2022.9774593.
- [18] J. Li, S. Zhang, and C. Bao, "DuckCore: A fault-tolerant processor core architecture based on the RISC-V ISA," *Electronics*, vol. 11, no. 1, p. 122, 2021, doi: 10.3390/electronics11010122.
- [19] D. A. Santos, L. M. Luza, C. A. Zeferino, L. Dilillo, and D. R. Melo, "A low-cost fault-tolerant RISC-V processor for space systems," in 2020 15th Design Technology of Integrated Systems in Nanoscale Era (DTIS), 2020, pp. 1–5, doi: 10.1109/DTIS48698.2020.9081185.
- [20] D. A. Santos, L. M. Luza, L. Dilillo, C. A. Zeferino, and D. R. Melo, "Reliability analysis of a fault-tolerant RISC-V system-on-chip," Microelectronics Reliability, vol. 125, p. 114346, 2021, doi: 10.1016/j.microrel.2021.114346.
- [21] A. Zimmaro, R. Ferraro, J. Boch, F. Saigné, R. G. Alía, M. Brucoli, A. Masi, and S. Danzeca, "Testing and validation methodology for a radiation monitoring system for electronics in particle accelerators," *IEEE Transactions on Nuclear Science*, vol. 69, no. 7, pp. 1642–1650, 2022, doi: 10.1109/TNS.2022.3158527.
- [22] S. Danzeca, "A radiation tolerant wireless Internet of Things (IoT) platform for on-field sensor data acquisition," in ATS KT innovation day. Geneva, Switzerland: CERN, Oct. 2018. [Online]. Available: https://indico.cern.ch/event/752949/contributions/3183928/
- [23] K. Nagatani, S. Kiribayashi, Y. Okada, K. Otake, K. Yoshida, S. Tadokoro, T. Nishimura, T. Yoshida, E. Koyanagi, M. Fukushima, and S. Kawatsuma, "Emergency response to the nuclear accident at the fukushima daiichi nuclear power plants using mobile rescue robots," *Journal of Field Robotics*, vol. 30, no. 1, pp. 44–63, 2013, doi: 10.1002/rob.21439.
- [24] G. Tsiligiannis, A. Touboul, G. Bricas, T. Maraine, J. Boch, F. Wrobel, A. Michez, F. Saigne, A. Godot, A. Etile, T. Durand, R. Sueur, D. Farigoule, and P. Girones, "Evaluation and analysis of technologies for robotic platforms for the nuclear decommissioning," in 2020 15th Design & Technology of Integrated Systems in Nanoscale Era (DTIS), 2020, pp. 1–6, doi: 10.1109/DTIS48698.2020.9081293.
 [25] F. Wrobel, J.-R. Vaille, D. Pantel, L. Dilillo, P. Rech, J.-M. Galliere, A. Touboul, P. Chadoutaud, P. Cocquerez, M. Lacourty, T. Lam-Trong, J.-L.
- [25] F. Wrobel, J.-R. Vaille, D. Pantel, L. Dilillo, P. Rech, J.-M. Galliere, A. Touboul, P. Chadoutaud, P. Cocquerez, M. Lacourty, T. Lam-Trong, J.-L. Autran, C. Chatry, F. Laplanche, B. Azais, and F. Saigne, "Experimental characterization of an atmospheric environment with a stratospheric balloon," *IEEE Transactions on Nuclear Science*, vol. 58, no. 3, pp. 945–951, 2011, doi: 10.1109/TNS.2011.2136359.
- [26] V. Gupta, L. Dilillo, F. Wrobel, A. M. Zadeh, M. Bernard, G. Tsiligiannis, L. Dusseau, V. Ponsa, and J.-R. Vaillé, "Presentation of the MTCube CubeSat Project," in 4S Symposium 2014 Small Satellites Systems and Services. Majorca, Spain: European Space Agency (ESA) and Centre National d'Etudes Spatiales (CNES), May 2014. [Online]. Available: https://hal-limm.ccs.cnrs.fr/limm-01272951
- [27] J. Mekki, M. Brugger, R. G. Alia, A. Thornton, N. C. D. S. Mota, and S. Danzeca, "CHARM: A mixed field facility at CERN for radiation tests in ground, atmospheric, space and accelerator representative environments," *IEEE Transactions on Nuclear Science*, vol. 63, no. 4, pp. 2106–2114, 2016, doi: 10.1109/TNS.2016.2528289.
- [28] C. Cazzaniga and C. D. Frost, "Progress of the scientific commissioning of a fast neutron beamline for chip irradiation," *Journal of Physics: Conference Series*, vol. 1021, p. 012037, may 2018, doi: 10.1088/1742-6596/1021/1/012037.
- [29] L. M. Luza, D. Söderström, A. M. Pio de Mattos, E. A. Bezerra, C. Cazzaniga, M. Kastriotou, C. Poivey, and L. Dilillo, "Technology impact on neutron-induced effects in SDRAMs: A comparative study," in 2021 16th International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS), 2021, pp. 1–6, doi: 10.1109/DTIS53253.2021.9505143.

- [30] R. Secondo, R. García Alía, P. Peronnard, M. Brugger, A. Masi, S. Danzeca, A. Merlenghi, E. Chesta, J. R. Vaillè, M. Bernard, and L. Dusseau, "System level radiation characterization of a 1u cubesat based on cern radiation monitoring technology," IEEE Transactions on Nuclear Science,
- vol. 65, no. 8, pp. 1694–1699, 2018, doi: 10.1109/TNS.2018.2797319.
 [31] L. M. Luza, D. Söderström, G. Tsiligiannis, H. Puchner, C. Cazzaniga, E. Sanchez, A. Bosio, and L. Dilillo, "Investigating the impact of radiation-induced soft errors on the reliability of approximate computing systems," in 2020 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), 2020, pp. 1–6, doi: 10.1109/DFT50435.2020.9250865.
 [32] HARV, "HArdened RISC-V," 2023. [Online]. Available: http://xarc.org/harv