

Design, Simulation and Optimization of an Enhanced Vertical GaN Nanowire Transistor on Silicon Substrate for Power Electronic Applications

Mohammed Benjelloun, Zahraa Zaidan, Ali Soltani, Noëlle Gogneau, Denis Morris, Jean-Christophe Harmand, Hassan Maher Maher

▶ To cite this version:

Mohammed Benjelloun, Zahraa Zaidan, Ali Soltani, Noëlle Gogneau, Denis Morris, et al.. Design, Simulation and Optimization of an Enhanced Vertical GaN Nanowire Transistor on Silicon Substrate for Power Electronic Applications. IEEE Access, 2023, 11, pp.40249-40257. 10.1109/AC-CESS.2023.3248630. hal-04247841

HAL Id: hal-04247841

https://hal.science/hal-04247841

Submitted on 19 Oct 2023

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.



Date of publication xxxx 00, 0000, date of current version xxxx 00, 0000.

Digital Object Identifier 10.1109/ACCESS.2022.Doi Number

Design and Optimization of an Enhanced Vertical GaN Nanowire Transistor on Silicon Substrate for Power Electronic Applications

Mohammed Benjelloun^{1,2*}, Zahraa Zaidan¹, Ali Soltani¹, Noëlle Gogneau², Denis Morris¹, Jean-Christophe Harmand², Hassan Maher¹

¹ Laboratoire Nanotechnologies Nanosystèmes (LN2) - CNRS IRL3463 - Institut Interdisciplinaire d'Innovation Technologique (3IT), Université de Sherbrooke, 3000 Boulevard de l'Université, Sherbrooke J1K 0A5, QC, Canada

 $Corresponding\ author:\ Mohammed\ Benjelloun\ (mohammed.benjelloun\@usherbrooke.ca).$

This work was supported by Fonds de Recherche du Québec – Nature et Technologies (FRQNT), the Natural Sciences and Engineering Research Council of Canada (NSERC), and public grant overseen by the French National Research Agency (ANR) as part of the « Investissements d'Avenir » program, through the "ADI 2019" project funded by the IDEX Paris-Saclay, ANR-11-IDEX-0003-02.

ABSTRACT A new vertical transistor structure based on GaN nanowire is designed and optimized using the TCAD-Santaurus tool with an electrothermal model. The studied structure with quasi-1D drift region is adapted to GaN nanowires synthesized with the bottom-up approach on a highly n-doped silicon substrate. The electrical performance is studied as a function of various epi-structure parameters, including region lengths and doping levels, nanowire diameter, and the impact of the surface states. The results reveal that the optimized structure has a Normally-OFF mode with a threshold voltage higher than 0.8 V and exhibits minimized leakage current, low on-state resistance, and maximized breakdown voltage. To the best of our knowledge, this is the first exhaustive study of GaN-based nanowire transistors, providing valuable insights for the scientific community and contributing to a deeper understanding of the impact of GaN nanowire parameters on device performance.

INDEX TERMS Normally-OFF, Vertical transistor, GaN, Nanowire, Gate-All-Around, Sentaurus TCAD, Breakdown Voltage, On-state resistance, Surface states, Threshold voltage.

I. INTRODUCTION

The most widely used semiconductor for the fabrication of electronic devices is silicon due to its low cost. However, its physical properties do not allow it to meet the needs of today's and tomorrow's mass-market power electronics [1-2].

Gallium nitride (GaN) technology is one of the most promising alternatives to overcome Silicon limitations, thanks to their excellent physical parameters [3]. GaN on silicon-based technology is recognized as mature enough for fabricating power electronic devices able to withstand harsh temperatures and environments. Its price-performance ratio in the 100~V-650V [4] range makes it the best candidate to satisfy the demand for high-power applications requiring Normally-OFF transistors [5]. The electric vehicle market is the fastest-growing market for these devices [6].

Currently, the most mature technologies to fabricate GaNbased power transistors on silicon substrate are MOS-HEMT [7-8] and Junction-HEMT [9], which are based on the p-GaN layer. However, these lateral devices suffer from several limitations [10]: i) leakage currents through traps (surface, gate, and buffer layer) [11-12]; ii) High selfheating at the channel leads to the degradation of the transport properties [13]; iii) The vertical breakdown [14]. In order to overcome these problems, a new GaN vertical device architecture has emerged as an alternative solution to this planar technology [9]. This new device architecture allows for better electric field distribution, keeping it confined to the volume of the GaN far from the device surface, thanks to the guard-ring approach [15]. Additionally, the vertical structure is more suitable for efficiently dissipating heat generated during device operation [16]. In this context, several works have been reported in the literature, such as VHFET [17], CAVET

VOLUME XX, 2017 1

² Centre de Nanosciences et de Nanotechnologies (C2N), UMR 9001 CNRS, Université Paris Saclay, 91120 Palaiseau, France



[18], and FinFET [19], which use a GaN substrate to reduce dislocations in the GaN epi-layer, improve the device's breakdown voltage, and enhance thermal dissipation [20]. However, these technologies are costly due to the small size of available GaN wafers, making it challenging to introduce them into the semiconductor market in the near future.

To reduce the cost of GaN vertical devices, another technology based on a nanowire approach is a promising alternative [21]. Indeed, nanowires without dislocations [22-23] can be obtained using a bottom-up approach on the silicon substrate, depending on their density and diameter. This new approach offers the same advantages as the standard GaN vertical device. In addition, the insulated Gate-All-Around (GAA) surrounding the channel region allows for more efficient electrostatic control of the drain current [24]. Several devices based on GaN nanowires have been published in the literature [24-26]. However, their performance needs to meet the potentialities of GaN for several reasons: the device architecture, the doping levels, and the dimensions of the epi-structure need to be optimized.

This study aims to find a set of optimized parameters for the fabrication of vertical GaN nanowire transistors using the TCAD Sentaurus simulator. The objectives are to achieve a positive threshold voltage to ensure a Normally-OFF operation mode with a trade-off between the on-state resistance $R_{\rm ON}$ and the breakdown voltage $V_{\rm BR}$ of the device.

II. SIMULATION SETUP

A. DEVICE STRUCTURE

The starting nanowire-based device structure used as a reference in this TCAD simulation work is shown in figure 1. The total epi-structure is 1.8 µm of GaN, starting with a 300 nm highly doped n⁺GaN layer (1×10¹⁹ cm⁻³) connecting the drain metal on the device's backside. The bottom region of the nanowire is the drift region n-doped to 1×10^{18} cm⁻³ (N_{Drift}) with a length of 500 nm (LDrift). These two parameters are modified in this work to maximize the transistor breakdown voltage. The conductive channel is made of a n-GaN $(N_{channel} = 1 \times 10^{16} \text{ cm}^{-3})$. The top region of the nanowire is highly doped (1×10^{19} cm⁻³) to reduce the source ohmic contact resistance. In addition, the nanowire sidewall surface and the top of the drain n+GaN layer are passivated with a 20 nm thick layer of Al₂O₃. The gate metal is deposited on a SiO₂ isolation layer and surrounds the channel. Finally, another isolation layer of SiO₂ is used to support the source contact and to ensure electrical insulation with the gate.




FIGURE 1. Schematic cross-section of the initial nanowire transistor structure.

The current densities were normalized with respect to the total device active area in all the simulations performed in this work. Indeed, the distance between the edges of two adjacent nanowires is $1\,\mu m$, so the active area is composed of the nanowire surface plus a doughnut-shaped surface of 0.5 μm radius of flat gate metallization surrounding the nanowire. Vertical gate metallization is a critical process that must be reproducible and robust. For that purpose, we choose to maintain a $1\,\mu m$ gap between two nanowires regardless of their surface area.

B. SIMULATION MODELS

The design and simulation of the vertical GaN nanowire transistor are made using the Sentaurus TCAD tool based on the finite element method. The structure is first designed as a 2D cross-section and then rotated using the cylindrical coordinates to simulate the Gate-All-Around nanowire device. The physical models are based on the Drift-Diffusion (D-D) transport model and Fermi-Dirac statistics. thermodynamic model has also been considered to include the thermal effect on the device's electrical transport. Moreover, the Auger, radiative, avalanche and Shockley-Read-Hall generation-recombination mechanisms are also activated. To consider the impact of the surface states at the Al₂O₃/GaN interface, the surface states are added as acceptor types uniformly distributed at 0.8 eV from the conduction band with an interface state density of 1×10¹³ eV⁻¹.cm⁻² [27-28]. The relative permittivity values of $\varepsilon_r = 3.9$ [29] and $\varepsilon_r = 9.1$ [30] are used for SiO₂ and Al₂O₃ dielectrics materials, respectively.

III. PERFORMANCE ANALYSIS AND SIMULATION RESULTS



In this section, the optimization and the performance analysis of the reference structure are presented. The first step of this work is the study of the impact of the channel parameters (diameter D and doping level) on the control of the drain current by the voltage applied to the gate. The optimal parameters extracted from this first investigation will further improve the device's on-state resistance R_{ON} and breakdown voltage V_{BR} by optimizing the quasi-1D drift region parameters.

A. CHANNEL REGION: EFFECT OF DIAMETER, DOPING LEVEL, AND SURFACE STATES

The effect of channel diameter (D varying from 100 nm to 600 nm) on the I_{ds} – V_{gs} electrical characteristics, with and without surface states, is shown in figure 2. The drift region length is set at 500 nm, and its doping level is set at 1×10^{18} cm⁻³. The drain voltage V_{ds} is fixed at 20 V.




FIGURE 2. Transfer characteristics I_{ds} - V_{gs} of the simulated transistor for different diameters.

It is clearly observed that the diameter D significantly affects the threshold voltage (defined at $I_{ds}=10\,\text{mA/cm}^2$), and for small diameters (below 400 nm), the pinch-off voltage shifts towards positive values, leading to Normally-OFF operation mode devices. The presence of surface states accentuates this phenomenon for nanowire diameters less than 300 nm. Figure 3 shows the evolution of the threshold voltage versus the channel diameter, with and without surface states. These last lead, for small diameters, to a shift of around +0.4 V in the threshold voltage compared to the nanowire without surface states. This is due to the surface depletion depth that becomes comparable to the nanowire radius.

8




FIGURE 3. Threshold voltage values versus channel diameter are obtained for a channel doping level of 1x10¹⁶ cm⁻³.

In figures 2 and 3, the pinch-off voltage is extracted at $V_{ds} = 20 \text{ V}$. The reason for that is because we observed on I_{ds} - V_{ds} characteristics that when the diameter of the nanowire increases, the transistor that seems to be pinched-off at low drain voltage becomes non-pinched-off at 20 V. Figure 4(a) shows the evolution of the leakage current at $V_{gs} = 0 \text{ V}$ for different nanowire diameters at high drain voltage. For a nanowire diameter of 400 nm, the leakage current increases at high V_{ds} , resulting in a device that is not in the Normally-OFF mode. To explain the origin of this behavior, the conduction band from source to drain along the center of the nanowire is plotted for two nanowire diameters (D = 200 nm, D = 400 nm) while considering the presence of surface states at $V_{gs} = 0 \text{ V}$, and for two different drain-source voltages: $V_{ds} = 0 \text{ V}$ and $V_{ds} = 20 \text{ V}$, as shown in figure 4(b).






FIGURE 4. (a) Leakage current versus V_{ds} for different nanowire diameters. (b) Band diagrams from source to drain along the center of the nanowire, at $V_{gs}=0$ V, for different diameters and drain voltages ($V_{ds}=0$ V and $V_{ds}=20$ V).

Figure 4(b) shows that the electrons cannot flow from the source to the drain at low drain voltage due to the conduction band barrier at the channel region, regardless of the nanowire diameter. For a 200 nm diameter, this barrier is equal to 1 eV and remains constant even at $V_{\rm ds}=20$ V. This means that the transistor is pinched-off even at high drain voltage. However, in the case of a 400 nm diameter, the conduction band barrier is equal to 0,72 eV at $V_{\rm ds}=0$ V, which drops to 0,27 eV at $V_{\rm ds}=20$ V. So, the device pinch-off is not sharp enough because of the phenomenon called Drain-induced barrier lowering (DIBL). As a result, the leakage current increased and passed through the center of the channel at high $V_{\rm ds}$. This effect becomes increasingly significant as the diameter of the nanowire increases.

Figure 5 shows the conduction band diagrams of a horizontal cross-section of the Metal/Al₂O₃/GaN/Al₂O₃/Metal structure. These curves are plotted at the mid-channel for a nanowire

8

diameter of 200 nm, considering the presence of the surface states for different gate bias voltages and with $V_{\text{ds}} = 0 \text{ V}$.




FIGURE 5. Conduction band diagrams of a horizontal cross-section's diameter nanowire of 200 nm for different gate bias voltages.

Figure 5 shows the three behaviors of the conduction band at $V_{ds}=0~V$: i) When $V_{gs} < V_{th}$, the conduction band is always above the Fermi level, resulting in a depleted channel region; ii) When $V_{gs}=V_{th}$, the conduction band is close to the Fermi level, meaning that the conductive channel starts to be formed; iii) At $V_{gs} > V_{th}$, the conduction band drops deeper below the Fermi level, resulting in an accumulation of electrons in the well at the Al_2O_3/GaN interface. In this latter case, a two-dimensional conductive channel is formed, and electrons start flowing from the source to the drain by applying a small positive voltage at the drain.

In the previous study, the n-type channel doping was set to 1×10^{16} cm⁻³, a reference value we used as a starting point. Here, the impact of channel doping on the threshold voltage is investigated for different nanowire diameters. These results are shown in figure 6(a). The curves show that the Normally-OFF mode persists over a more extensive doping range when the nanowire diameter is reduced.

Figure 6(b) presents the nanowire diameter versus the critical doping level at which the transistor switches from the Normally-OFF mode to the Normally-ON mode. Using these curves, the maximum appropriate channel doping levels that result in the Normally-OFF operation mode for a wide range of nanowire diameters up to 350 nm can be determined. Based on these findings, we choose the nanowire with diameters less than 200 nm for the remaining part of this paper.






FIGURE 6. (a) Extracted threshold voltage at I_{ds} = 10 mA/cm² versus channel doping for different diameters, with and without surface states. (b) Evolution of the critical channel doping level (where the device switches from Normally-ON to Normally-OFF mode) versus the nanowire diameter with and without surface states.

B. IMPACT OF THE QUASI-1D DRIFT REGION

In order to identify the region where the electrical breakdown occurs at high V_{ds} in the Normally-OFF transistor, the reference structure with a channel diameter of 200 nm and a drift region length (L_{Drift}) of 0.5 μ m doped at 1×10^{18} cm⁻³ is simulated. The GaN breakdown electrical field is set to 3.3 MV/cm [31]. Figure 7 shows the electric field map at $V_{gs}=0$ V for $V_{ds}=102$ V (breakdown voltage). In this configuration, the conduction band barrier height along the channel remains at 1 eV, as seen in figure 4, regardless of the applied drain voltage. The electric field reaches its maximum at the channel/drift region interface near the gate metal corner. This local field's amplitude decreases as the drift region length increases.




FIGURE 7. Electric field mapping at V_{gs} = 0 V and V_{ds} = 102 V by setting the channel diameter to 200 nm and the length of the drift region to 0.5 μ m.

Figure 8(a) shows that increasing the drift region length while maintaining its doping level constant results in a quasi-linear increase in breakdown voltage, and the slope decreases as the nanowire diameter increases. However, the doping level of the drift region can be adjusted to maximize the breakdown voltage for specific nanowire diameter devices.

Figure 8(b) shows that the on-state resistance R_{ON} increases with the length of the drift region and decreases with increasing nanowire diameter, in agreement with the microscopic Ohm's law. Furthermore, this resistance is more significant in the presence of surface states, and this phenomenon is even more noticeable when the nanowire diameter is small. Indeed, these surface states along the nanowire surface deplete the drift region, thus reducing the conductive section of the nanowire. This explains why this phenomenon is more sensitive in the case of small nanowire diameters, where the surface depletion depth is comparable to the nanowire radius. To optimize the device performance and find a trade-off between the V_{BR} and R_{ON}, the doping level of the drift region must be defined according to the diameter D of the chosen nanowire, the L_{Drift}, and the density of surface states Dit (chosen constant in this study). However, considering the constraints of the fabrication process and the synthesis of the nanowires in our ongoing experimental work, we decided to set the maximum length of the drift region to 2 μm.






FIGURE 8. Evolution of breakdown voltage V_{BR} (a) and on-state resistance R_{ON} (b) as a function of drift region length for several nanowire diameters, with and without surface states.

The I_{ds} - V_{ds} characteristics of the transistor are plotted in figure 9 (with D=100 nm, D=200 nm, and $L_{Drift}=1$ μ m), for different doping levels in the drift region, with and without surface states. As seen in figure 9(b), when surface states are present, the transistor does not exhibit linear behavior at low V_{ds} , regardless of the nanowire diameter ($D \le 200$ nm), when the drift region doping level is below 1×10^{17} cm⁻³. This can be easily explained by the depletion of the drift region by the surface states. For high drift region doping levels ($N_{Drift} \ge 5\times10^{17}$ cm⁻³), the impact of surface states on the I_{ds} - V_{ds} characteristics is negligible for a transistor with D=200 nm. However, the surface states highly impact the transistor with D=100 nm, as the surface depletion region becomes comparable to the nanowire radius.




FIGURE 9. I_{ds} - V_{ds} characteristics as a function of drift region doping level, without (a) and with (b) surface states and for nanowire diameters of 100 nm and 200 nm.


 $V_{ds}(V)$

Additionally, we can observe (in figure 9) a negative differential resistance beyond the saturation voltage ($V_{ds\text{-sat}}$), which can be attributed to the self-heating effect of the device. Indeed, the electron mobility is degraded when the channel temperature increases [32], decreasing the I_{ds} current at high V_{ds} . Figure 10(a) and figure 10(b) show the on-state resistance R_{ON} , extracted from the I_{ds} - V_{ds} curves, as a function of the drift region doping level, with and without surface states, for two drift region lengths: $L_{Drift} = 1~\mu m$ and $L_{Drift} = 2~\mu m$ respectively. It can be observed that the R_{ON} resistance is higher with a smaller nanowire diameter, lower doping, and a long drift region. This phenomenon is accentuated in the presence of surface states, especially at low doping levels in the drift region.

For all nanowire diameters, regardless of surface states, the R_{ON} resistance decreases by increasing the doping level of the drift region, eventually reaching a constant value at high doping levels. At such high doping levels, the surface states have less effect on the transistor R_{ON} .



For each nanowire diameter, we have identified (by a star symbol) the minimum doping level corresponding to the point where the R_{ON} is less dependent on the doping level and quite similar with and without surface states. These minimum doping level values are plotted as a function of the nanowire diameter in figure 11 for two lengths of the drift region. These simulations allow us to estimate the best compromise to maximize the performance of the Normally-OFF transistor.






FIGURE 10. Evolution of the on-state resistance R_{ON} as a function of the doping level of the drift region, for a length L_{Drift} = 1 μ m (a) and L_{Drift} = 2 μ m (b).





FIGURE 11. Best doping level to achieve a good R_{ON} as a function of the nanowire diameter for two different lengths of the drift region.

Figure 12 shows the evolution of the breakdown voltage as a function of the drift region doping level for different nanowire diameters (Figure 12(a) for $L_{\rm Drift}=1~\mu m$ and figure 12(b) for $L_{\rm Drift}=2~\mu m$). It is found that the breakdown voltage decreases as the doping level of the drift region increases, with this behavior being more pronounced for larger nanowire diameters. The "star" symbols in figure 12 correspond to the $V_{\rm BR}$ breakdown voltages associated with the optimal parameter couples (D and $L_{\rm Drift}$) previously identified in figures 10 and 11. It is important to note that the values of the doping level where $R_{\rm ON}$ is minimum do not correspond to those where $V_{\rm BR}$ is maximum. Thus, a compromise must be made to optimize the device's overall performance.

The results presented in this paper allow researchers to design epi-structure devices with specific nanowire diameters to meet pre-determined specifications, providing valuable insight for the scientific community.








FIGURE 12. Evolution of breakdown voltage V_{BR} as a function of drift region doping for a length L_{Drift} = 1 μm (a) and L_{Drift} = 2 μm (b) with surface states.

IV. CONCLUSION

GaN nanowire-based Normally-OFF transistor is simulated using TCAD-Santaurus simulator. The device performances are extracted and analyzed as a function of geometrical parameters such as nanowire diameter, drift region length, doping levels in the channel and the drift region, and surface states. The simulation results indicate that a robust Normally-OFF mode with minimum leakage current, even at high drain voltage, is obtained when the nanowire diameter is less than 200 nm. The study also examines the impact of acceptor-type surface states on the device's performance and designs the device to minimize this impact. Indeed, the doping of the drift region is optimized as a function of the nanowire diameter to minimize the on-state resistance and maximize the breakdown voltage. To the best of our knowledge, this study provides new insights into the design of GaN nanowire-based Normally-OFF transistors and will be very helpful for the scientific community.

ACKNOWLEDGMENT

This work was supported by Fonds de Recherche du Québec – Nature et Technologies (FRQNT), the Natural Sciences and Engineering Research Council of Canada (NSERC), and public grant overseen by the French National Research Agency (ANR) as part of the « Investissements d'Avenir » program, through the "ADI 2019" project funded by the IDEX Paris-Saclay, ANR-11-IDEX-0003-02.

REFERENCES

- M. D. Vecchia, S. Ravyts, G. van den Broeck, and J. Driesen, "Gallium-nitride semiconductor technology and its practical design challenges in power electronics applications: An overview," Energies, vol. 12, no. 14. MDPI AG, 2019. doi: 10.3390/en12142663.
- [2] X. Ding, Y. Zhou, and J. Cheng, "A review of gallium nitride power device and its applications in motor drive," CES Transactions on Electrical Machines and Systems, vol. 3, no. 1, pp. 54–64, Apr. 2019, doi: 10.30941/cestems.2019.00008.
- [3] H. Amano et al., "The 2018 GaN power electronics roadmap," Journal of Physics D: Applied Physics, vol. 51, no. 16. Institute of Physics Publishing, Mar. 26, 2018. doi: 10.1088/1361-6463/aaaf9d.
- [4] K. J. Chen et al., "GaN-on-Si power technology: Devices and applications," IEEE Trans Electron Devices, vol. 64, no. 3, pp. 779– 795, Mar. 2017, doi: 10.1109/TED.2017.2657579.
- [5] M.S. Shur, "GaN based transistors for high power applications," Solid State Electron, vol. 42, no. 12, pp. 1231–2138, 1998, doi: 10.1016/S0038-1101(98)00208-1.
- [6] M. Su, C. Chen, and S. Rajan, "Prospects for the application of GaN power devices in hybrid electric vehicle drive systems," Semiconductor Science and Technology, vol. 28, no. 7. Jul. 2013. doi: 10.1088/0268-1242/28/7/074012.
- [7] T. Hashizume, K. Nishiguchi, S. Kaneki, J. Kuzmik, and Z. Yatabe, "State of the art on gate insulation and surface passivation for GaN-based power HEMTs," Materials Science in Semiconductor Processing, vol. 78. Elsevier Ltd, pp. 85–95, May 01, 2018. doi: 10.1016/j.mssp.2017.09.028.
- [8] J. Millán, "A review of WBG power semiconductor devices," in Proceedings of the International Semiconductor Conference, CAS, 2012, vol. 1, pp. 57–66. doi: 10.1109/SMICND.2012.6400696.
- [9] E. A. Jones, F. F. Wang, and D. Costinett, "Review of Commercial GaN Power Devices and GaN-Based Converter Design Challenges," IEEE J Emerg Sel Top Power Electron, vol. 4, no. 3, pp. 707–719, Sep. 2016, doi: 10.1109/JESTPE.2016.2582685.
- [10] H. Amano et al., "The 2018 GaN power electronics roadmap," Journal of Physics D: Applied Physics, vol. 51, no. 16. Institute of Physics Publishing, Mar. 26, 2018. doi: 10.1088/1361-6463/aaaf9d.
- [11] M. Ma et al., "Effect of Acceptor Traps in GaN Buffer Layer on Breakdown Performance of AlGaN/GaN HEMTs," Micromachines (Basel), vol. 14, no. 1, p. 79, Dec. 2022, doi: 10.3390/mi14010079.
- [12] J. Mukherjee, R. K. Chaubey, D. S. Rawal, and R. S. Dhaka, "Analysis of the post-stress recovery of reverse leakage current in GaN HEMTs," Mater Sci Semicond Process, vol. 137, Jan. 2022, doi: 10.1016/j.mssp.2021.106222.
- [13] M. Haziq, S. Falina, A. A. Manaf, H. Kawarada, and M. Syamsul, "Challenges and Opportunities for High-Power and High-Frequency AlGaN/GaN High-Electron-Mobility Transistor (HEMT) Applications: A Review," Micromachines, vol. 13, no. 12. MDPI, Dec. 01, 2022. doi: 10.3390/mi13122133.
- [14] A. Khediri et al., "Dual role of 3C-SiC interlayer on DC and RF isolation of GaN/Si-based devices," Appl Phys Lett, vol. 121, no. 12, Sep. 2022, doi: 10.1063/5.0102644.
- [15] D. Vamshi Krishna, A. Panchal, E. Sharma, and S. Dalal, "Trench edge termination in a GaN-based power device," Mater Today Proc, 2022, doi: 10.1016/j.matpr.2022.10.076.
- [16] Y. Zhang et al., "Electrothermal simulation and thermal performance study of GaN vertical and lateral power transistors," IEEE Trans Electron Devices, vol. 60, no. 7, pp. 2224–2230, 2013, doi: 10.1109/TED.2013.2261072.



- [17] M. Okada et al., "Novel vertical heterojunction field-effect transistors with re-grown AlGaN/GaN two-dimensional electron gas channels on GaN substrates," Applied Physics Express, vol. 3, no. 5, May 2010, doi: 10.1143/APEX.3.054201.
- [18] S. Chowdhury, B. L. Swenson, and U. K. Mishra, "Enhancement and depletion mode AlGaN/GaN CAVET with Mg-ion-implanted GaN as current blocking layer," IEEE Electron Device Letters, vol. 29, no. 6, pp. 543–545, Jun. 2008, doi: 10.1109/LED.2008.922982.
- [19] Y. Zhang et al., "Large-Area 1.2-kV GaN vertical power FinFETs with a record switching figure of merit," IEEE Electron Device Letters, vol. 40, no. 1, pp. 75–78, Jan. 2019, doi: 10.1109/LED.2018.2880306.
- [20] S. You et al., "Vertical GaN devices: Process and reliability," Microelectronics Reliability, vol. 126, Nov. 2021, doi: 10.1016/j.microrel.2021.114218.
- [21] M. F. Fatahilah, K. Strempel, F. Yu, S. Vodapally, A. Waag, and H. S. Wasisto, "3D GaN nanoarchitecture for field-effect transistors," Micro and Nano Engineering, vol. 3, pp. 59–81, May 2019, doi: 10.1016/j.mne.2019.04.001.
- [22] O. Saket et al., "Investigation of the effect of the doping order in GaN nanowire p-n junctions grown by molecular-beam epitaxy," Nanotechnology, vol. 32, no. 8, Feb. 2021, doi: 10.1088/1361-6528/abc91a.
- [23] M. Tchernycheva et al., "Growth of GaN free-standing nanowires by plasma-assisted molecular beam epitaxy: Structural and optical characterization," Nanotechnology, vol. 18, no. 38, Sep. 2007, doi: 10.1088/0957-4484/18/38/385306.
- [24] D. H. Son et al., "Low voltage operation of GaN vertical nanowire MOSFET," Solid State Electron, vol. 145, no. January, pp. 1–7, 2018, doi: 10.1016/j.sse.2018.03.001.
- [25] F. Yu et al., "Normally off Vertical 3-D GaN Nanowire MOSFETs with Inverted p-GaN Channel," IEEE Trans Electron Devices, vol. 65, no. 6, pp. 2439–2445, Jun. 2018, doi: 10.1109/TED.2018.2824985.
- [26] S. Keller et al., "GaN nanowire arrays with nonpolar sidewalls for vertically integrated field-effect transistors," Nanotechnology, vol. 28, no. 9, pp. 1–9, 2017, doi: 10.1088/1361-6528/aa57b6.
- [27] M. Ťapajna, "Current understanding of bias-temperature instabilities in gan MIS transistors for power switching applications," Crystals, vol. 10, no. 12. MDPI AG, pp. 1–28, Dec. 01, 2020. doi: 10.3390/cryst10121153.
- [28] M. Ťapajna and J. Kuzmík, "A comprehensive analytical model for threshold voltage calculation in GaN based metal-oxidesemiconductor high-electron-mobility transistors," Appl Phys Lett, vol. 100, no. 11, Mar. 2012, doi: 10.1063/1.3694768.
- [29] M. D. Janezic, D. F. Williams, V. Blaschke, A. Karamcheti, and C. S. Chang, "Permittivity characterization of low-k thin films from transmission-line measurements," IEEE Trans Microw Theory Tech, vol. 51, no. 1 I, pp. 132–136, Jan. 2003, doi: 10.1109/TMTT.2002.806925.
- [30] J. Kumar, S. Birla, and G. Agarwal, "A review on effect of various high-k dielectric materials on the performance of FinFET device," Mater Today Proc, 2022, doi: 10.1016/j.matpr.2022.11.204.
- [31] H. Wu, X. Fu, Y. Wang, J. Guo, J. Shen, and S. Hu, "Breakdown voltage improvement of enhancement mode AlGaN/GaN HEMT by a novel step-etched GaN buffer structure," Results Phys, vol. 29, Oct. 2021, doi: 10.1016/j.rinp.2021.104768.



Mohammed Benjelloun received the B.S. degree in physics from Sidi Mohamed Ben Abdellah University, Fez, Morocco, and the M.S. degree in quantum physics from Mohammed V University, Rabat, Morocco, in 2014 and 2016, respectively. He is currently pursuing International Dual PhD degrees between the Laboratoire Nanotechnologies et Nanosystèmes (LN2), Institute for Interdisciplinary Innovations in Technology (3IT), Université de Sherbrooke,

Sherbrooke, QC, Canada, and the Centre de Nanosciences et de Nanotechnologies (C2N-CNRS), Université Paris Saclay, Palaiseau, France. He is currently working on the design, fabrication, and characterization of a power transistor with a vertical architecture of the Normally-OFF type based on an array of GaN nanowires.



Zahraa Zaidan Received the B.Sc. degree in Physics from the Lebanese University, Beirut, Lebanon, and the M.Sc. degree in micro- and nanotechnologies from the university of Grenoble Alpes, Grenoble, France, in 2019. She is currently pursuing International Dual Ph.D. degrees between the Laboratory for Analysis and Architecture of Systems (LAAS-CNRS), University of Paul-Sabatier, Toulouse, France, and the Laboratory of Nanotechnologies and Nanosystems (LN2),

Institute for Interdisciplinary Innovations in Technology (3iT), University of Sherbrooke, Sherbrooke, Quebec, Canada. She's currently working on the design, fabrication, and characterization of high-power transistors on GaN substrates.



Ali Soltani received the B.Sc. degree in theoretical physics and the M.Sc. degree in optoelectronic from Lorraine University, Nancy, France, in 1994 and 1996, respectively, and the Ph.D. degree in physics of materials from Metz University and Supelec, France, in 2001. In 2002, he joined the institute of electronics, microelectronics and nanotechnology (IEMN) in Lille (France), as a lecturer/associate professor at Lille University with expertise in microwave component technology and solid-state

semiconductor physics. He works on the development of HEMT based on GaN on a silicon substrate and on improving the performance of components and power circuits operating in millimeter waves. His current research interests include the Al(Ga)N/GaN resonant tunneling diodes, X-UV photodetectors, elastic wave sensors based on Nanodiamond and AlN, gas sensors based on GaN-HEMT, the high-power and high-frequency devices based on wide bandgap nitrides as GaN (MOS)-HEMT, GaN Nanowires and GaN FinFET. Since 2016. He is an associate professor at Lille University (France) and Sherbrooke (Canada) in the department of electrical engineering.



Noëlle Gogneau is a CNRS Research Director at the Center for Nanosciences and Nanotechnologies from Paris-Saclay University. She received her Ph.D. degree in Physics in 2004. After a post-doctoral position at the Laboratory of Physics of Nanostructures – EPFL – Lausanne, Switzerland, she joined the C2N-CNRS in 2006. Her research activities are centered on the growth

of III-N NWs by Plasma Assisted – MBE and their characterization for Nano-energy applications, with an emphasis on the development of a new generation of nano/piezo-generators. She is today an expert in the III-N NWs growth and the piezoelectric phenomena involving at nanometer scale. She is a member of the management committee of the Paris-Saclay Nanoscience Institute (Psi-Nano, https://www.universite-paris-saclay.fr/objets-interdisciplinaires/psinano). She is also currently the chair of the European COST Action OPERA – "European Network for Innovative and Advanced Epitaxy" (2021-25; https://cost-opera.eu/) for the future development of more efficient and cheaper devices, and of new materials and devices with new functionalities. Author of 100 publications, her H-index is 23 (26) from WoS (Google Scholar).





Denis Morris received the B.Sc. and M.Sc degrees in engineering physics from the École Polytechnique de Montréal in 1984 and 1986, and the PhD degree in physics from the Université de Montréal, Québec, Canada, in 1990. He was a Postdoctoral Research Fellow at the Centre National d'Études des Télécommunications in France, from 1991 to 1993. He joined the Université de Sherbrooke in 1993 and became a

full Professor in the Physics Department in 2002. His main expertise includes ultrafast optical technologies as well as optical and electronic properties of solid-state materials and devices. He was involved in the consolidation of a unique micro/nano-fabrication infrastructure at Sherbrooke



Jean-Christophe Harmand holds a PhD degree in Physics from the University Paris 7. He is currently a senior CNRS researcher at the Centre for Nanoscience and Nanotechnology. In this joint unit of the CNRS and the University Paris-Saclay, he is the head of the Materials Department. He has more than 35 years of experience in epitaxial growth of semiconductor materials and nanostructures for micro/nano-electronics and photonics. Among others, he has investigated

heterostructures for bipolar transistors, metamorphic HEMTs, telecom lasers, electroabsorption modulators, photovoltaic cells. He has coordinated numerous studies on nanowire growth by catalyst-assisted epitaxy. More recently, he has implemented material sources on a transmission electron microscope to observe crystal growth in real time and with the atomic resolution. He has authored and co-authored over 300 papers in peer-reviewed journals.



Hassan Maher Hassan Maher (Member, IEEE) received the Ph.D. degree in integrated micro and optoelectronics and sensors from the University of Paris XI, Orsay, France, in 1999, and the HDR in physics from the University of Lille1, Villeneuve-d'Ascq, France, in 2010.,In 1996, he was with the Centre national d'ètudes des tèlècommunications, Bagneux, France, working on the growth of InP HEMT by MOCVD and design, implementation, and characterization of InP composite channel

HFETs for PIN-HEMT circuits. In 2000, he was with the Compound Semiconductor Device Laboratory, Simon Fraser University, Burnaby, BC, Canada, working on AlGaN/GaN microwave field-effect power transistors. In 2001, he was with the PerkinElmer-Optoelectronics, QC, Canada, working on the development of the PIN-HBT circuits. In 2003, he was with OMMIC, Limeil-Brèvannes, Paris, France, as a Project Leader, and was promoted to the Director of R&D division in 2011. He was working as a Prime Coordinator of several FP7, ESA, ANR, and other national projects dealing with RF MMICs based on HEMTs (InP, GaAs, Metamorphic, Pseudomorphic, and GaN), RITD (diode) and HBTs. Since 2012, he is a Professor with the Universitè de Sherbrooke, Sherbrooke, QC, Canada, and a member of the Laboratoire Nanotechnologies Nanosyste'mes (LN2)-CNRS-UMI-3463, Institut Interdisciplinaire d'Innovation Technologique (31T). His research is focused on advanced fabrication processes of III-V (GaAs, InP, GaN) devices and circuits.