Strategies for Characterization and Parameter Extraction of Vertical Junction-Less Nanowire FETs Dedicated to Design Technology Co-Optimization - Archive ouverte HAL Accéder directement au contenu
Article Dans Une Revue ECS Transactions Année : 2023

Strategies for Characterization and Parameter Extraction of Vertical Junction-Less Nanowire FETs Dedicated to Design Technology Co-Optimization

Résumé

In the era of emerging computing paradigms and artificial neural networks, hardware and functionality requirements are in the surge. In order to meet low power and latency criteria, new architectures for in-memory computing are being explored as alternatives to traditional von Neumann machines, which requires technological breakthrough at the semiconductor device level such as vertical gate-all-around junctionless nanowire field effect transistors (VNWFET), that can address many process challenges such as downscaling, short-channel effects, compactness and electrostatic control. Its integration in the mainstream design flow is not straightforward and requires design technology co-optimization (DTCO) at an early stage. This invited paper explores strategies for accurate characterization and parameter extraction of the VNWFETs to feed the compact models allowing DTCO-efficient strategies.
Fichier principal
Vignette du fichier
ecst_BOSTON 2023 MANEUX VF.pdf (1.3 Mo) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)

Dates et versions

hal-04230924 , version 1 (06-10-2023)

Identifiants

Citer

Cristell Maneux, Chhandak Mukherjee, Marina Deng, Guilhem Larrieu, Yifang Wang, et al.. Strategies for Characterization and Parameter Extraction of Vertical Junction-Less Nanowire FETs Dedicated to Design Technology Co-Optimization. ECS Transactions, 2023, 111 (1), pp.209-217. ⟨10.1149/11101.0209ecst⟩. ⟨hal-04230924⟩
39 Consultations
18 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More