Intra-cell Resistive-Open Defect Analysis on a Foundry 8T SRAM-based IMC Architecture - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2023

Intra-cell Resistive-Open Defect Analysis on a Foundry 8T SRAM-based IMC Architecture

Résumé

The adoption of In-Memory Computing (IMC) architectures is one of the promising approaches to efficiently solve the Von Neumann bottleneck problem. In addition to arithmetic operations, IMC architectures aim at integrating additional logic operations directly in the memory array or/and at the periphery for saving time and power consumption. In this paper, a comprehensive model of a 128x128 bitcell array based on a 28nm FD-SOI process technology has been considered to analyze the behavior of IMC 8T SRAM bitcells in the presence of resistive-open defects injected in the read port. A hierarchical analysis including a detailed study of each defect was performed in order to determine their impact both in memory and computing modes, both locally on the defective bitcell and globally on the array. Experimental results show that the IMC mode offers the most effective detectability of resistive-open defects.
Fichier principal
Vignette du fichier
LAMMOURA_ETS2023-4-pages.pdf (548.24 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)

Dates et versions

hal-04164663 , version 1 (18-07-2023)

Identifiants

Citer

Lila Ammoura, Marie-Lise Flottes, Patrick Girard, Jean-Philippe Noël, Arnaud Virazel. Intra-cell Resistive-Open Defect Analysis on a Foundry 8T SRAM-based IMC Architecture. ETS 2023 - 28th IEEE European Test Symposium, May 2023, Venise, Italy. ⟨10.1109/ETS56758.2023.10174107⟩. ⟨hal-04164663⟩
23 Consultations
25 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More