

When in-core DIFT faces fault injection attacks

William Pensec, Vianney Lapotre, Guy Gogniat

▶ To cite this version:

William Pensec, Vianney Lapotre, Guy Gogniat. When in-core DIFT faces fault injection attacks. RISC-V Summit Europe 2023, Jun 2023, Barcelone, Spain. 2023. hal-04132319

HAL Id: hal-04132319 https://hal.science/hal-04132319v1

Submitted on 19 Jun 2023

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

When in-core DIFT faces fault injection attacks

William PENSEC, Vianney LAPÔTRE, Guy GOGNIAT

Lab-STICC, UMR 6285, Université Bretagne Sud, Lorient, France firstname.lastname@univ-ubs.fr

Université Bretagne Sud Lab-STICC

Information Flow Tracking in a RISC-V processor

Different types of IFT [1, 2]:

- Static or Dynamic
- Software, hardware (in-core, off-core [3] (dedicated CPU, co-processor)) or mixed

Three steps

- Tag initialization OS level
- Tag propagation
- Tag verification

Levels of IFT Application level







D-RI5CY [4] has been developed by researchers from Columbia University, New York, and University of Turin (Italy).

Physical Attacks against DIFT

We consider an attacker able to:

- combine software and physical attacks to defeat the DIFT mechanism,
- inject faults in registers associated to the DIFT-related components: set to 0, set to 1, a bit-flip at a random position of the targeted register.





Results

We used fault injection simulations to evaluate the sensitivity of DIFT at cycle-accurate and bitaccurate levels (CABA).

	Crash	NSTR	Delay	Success	Total
Buffer overflow	0	940	17	15 (1.54%)	972

	137140 ns		137180 ns		137220 ns		137260 ns		137300 ns	
	set to 0	set to 1	set to 0	set to 1	bitflip	set to 0	bitflip	set to 0	bitflip	set to 0
pc_if_o_tag rf_reg[1]						\checkmark	\checkmark	\checkmark	\checkmark	
tcr_q tpr_q	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark		\checkmark		\checkmark

Perspectives

- Implement and evaluate countermeasures taking into account constraints (performance, area, consumption) to protect critical computation related to DIFT.
- Extend the study to the entire D-RI5CY core and a more complex threat model.
- Perform a fault injection campaign targeting a FPGA implementation.

Bibliography

- W. Hu et al., "Hardware information flow tracking," ACM Computing Surveys, 2021. DOI: [1] 10.1145/3447867.
- K. Chen et al., "Dynamic information flow tracking: Taxonomy, challenges, and opportuni-[2] ties," Micromachines, 2021. DOI: 10.3390/mi12080898.
- H. Kannan et al., "Decoupling dynamic information flow tracking with a dedicated copro-[3] cessor," in International Conference on Dependable Systems & Networks, IEEE, 2009. DOI: 10.1109/DSN.2009.5270347.
- C. Palmiero et al., "Design and implementation of a dynamic information flow tracking [4] architecture to secure a RISC-V core for IoT applications," in *High Performance Extreme Computing*, 2018. DOI: 10.1109/HPEC.2018.8547578.

