Analysis of resistive defects on a foundry 8T SRAM-based IMC architecture
Lila Ammoura, Marie-Lise Flottes, Patrick Girard, Jean-Philippe Noel, Arnaud Virazel

To cite this version:
Lila Ammoura, Marie-Lise Flottes, Patrick Girard, Jean-Philippe Noel, Arnaud Virazel. Analysis of resistive defects on a foundry 8T SRAM-based IMC architecture. Microelectronics Reliability, 2023, 147, pp.115029. 10.1016/j.microrel.2023.115029. hal-04129470

HAL Id: hal-04129470
https://hal.science/hal-04129470
Submitted on 15 Jun 2023

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Analysis of Resistive Defects on a Foundry 8T SRAM-based IMC Architecture

L. Ammoura 1, M.-L. Flottes 1, P. Girard 1, J.-P. Noel 2, A. Virazel 1

1 LIRMM – Univ. of Montpellier / CNRS
F-34392 Montpellier
<name>@lirmm.fr

2 Univ. Grenoble Alpes, CEA, LIST
F-38000 Grenoble
jean-philippe.noel@cea.fr

Abstract—A promising new alternative to efficiently solve the Von Neumann bottleneck problem is to adopt In-Memory Computing (IMC) architectures. Beyond the arithmetic operations, IMC architectures aim at integrating additional logic operators directly in the memory array or/and at the periphery in order to provide close computing abilities. However, they are subject to manufacturing defects in the same way as conventional memories. In this paper, a comprehensive model of a 128x128 bitcell array based on 28nm FD-SOI process technology has been considered to analyze the behavior of IMC 8T SRAM bitcells in the presence of resistive defects (open and short) injected in the read port. A hierarchical analysis allowing a thorough study of each defect has been carried in order to identify their impact in both memory and computing modes, locally on the defective bitcell as well as globally on the array. Experimental results show that the IMC mode offers the most effective detectability of resistive-short and resistive-open defects.

Keywords— In-Memory Computing, 8T SRAM cell, resistive defect analysis, Test.

I. INTRODUCTION

Nowadays, computer systems dedicated for data-intensive applications are still based on the Von Neumann paradigm, which introduces major limitations such as reduced performance acceleration, increased power consumption and limited system scalability [1]. These limitations are mainly caused by the Von Neumann bottleneck that induces frequent data transfer between the main memory and the processor. Consequently, data storage and processing are the most critical challenges of the new Big Data paradigm. The design of high-performance computing systems could adopt a new approach that is data-centric, instead of the conventional model that is primarily computation-centric [2]. This approach consists in reducing data transfer by performing processing closer to where the data is stored in the main memory. Several alternative architectures have been proposed that fall into this category. One of them is called “Near-memory” which aims to process data close to where it resides. Another promising approach to efficiently solve the data-intensive applications problem is to adopt In-Memory Computing (IMC) architectures which consists in bringing the processing tasks inside the memory. Beyond conventional operations, IMC architectures aim at integrating additional logic in the memory array and at the periphery in order to provide close computing abilities and efficiently address the Von Neumann bottleneck problem [3].

IMC architectures can be built using different types of volatile or non-volatile basic memory cells. Memory computing primitives have been widely explored in CMOS-based SRAM [3-5] and DRAM [6-8] for both logic and arithmetic operations. IMC architectures based on DRAM and SRAM have also been proposed for applications such as graphic accelerators or Machine Learning (ML) [8-10]. On the other hand, data-intensive applications can be handled by IMC architectures based on memory devices, such as Resistive RAM (RRAM), Spin Transfer Torque MRAM (STT-MRAM) and even Spin Orbit Torque MRAM (SOT-RAM) [11-16]. A system named MAGIC, which stands for Memristor-Aided logic, has been presented in [14-16]. It is based on RRAM cells and allows to compute in-memory NOR operation.

A common aspect of volatile and non-volatile IMC architectures is that they are both prone to manufacturing defects, in the same way as conventional memories built with the same process technologies. In order to enable the use of this new computing paradigm in modern data processing units, the development of test solutions dedicated to IMC architectures is therefore mandatory. Two test solutions have been proposed in [17-18] to test the correct operations in computing mode of SRAM-based IMC architectures using 8T bitcells. These solutions mainly consist in modifying March test algorithms through the addition of computing operations. However, as shown by preliminary results presented in [19], these tests do not cover all potential defects that can occur in the IMC architecture. In particular, defects in the memory read port are not covered.

In this paper we present a study of resistive defects in the read port of 8T SRAM bitcells used in IMC architectures. This study has been carried out and validated on an IMC architecture based on 28nm FD-SOI process technology. The goal is to justify the addition of extra computing operations during the execution of the test procedure on an IMC architecture in order to cover all potential resistive defects in the memory array and IMC operators. The strategy is based on a qualitative study of all potential resistive-short and resistive-open defects that may affect the read port of 8T SRAM bitcells. The study has been carried out to identify the impact of each defect in both memory and computing modes, locally on the defective bitcell as well as globally on the array. Experimental results show the potential impact of the considered resistive defects on read/write/compute operations. These results also allow to extract the sensitization sequences for each defect in a first step, and then, to apply them on a realistic model to be validated in simulation in a second step.

The remainder of this paper is the following. Section II presents the structure of an 8T SRAM bitcell at the transistor level, explains the Read/Write and IMC operations and presents the model considered in this study. Section III
summarizes the existing test solutions for 8T SRAM-based IMC architectures proposed so far in the literature and discusses the detection efficiency of these solutions for resistive-short defects that may occur in the read port of the SRAM cells. In Section IV, the framework and the defect injection approach are first described. Then, a qualitative analysis of the considered defects is presented. Experimental results are reported in Section V. Finally, Section VI concludes the paper and gives future perspectives.

II. 8T SRAM-BASED IMC AND ARRAY ORGANIZATION

In this section, we first present the transistor level structure of an 8T SRAM bitcell, then explain its operating principles in memory mode (i.e., Read/Write) and in computing mode (i.e., NOR operation). Finally, we present the current IMC architecture used in our study.

A. IMC 8T SRAM bitcells Principle

IMC architectures allow computations to be performed directly in the memory instead of offloading the data to an external computing node. They can operate in two modes: memory mode and computing mode. In memory mode, the memory performs a read or a write operation on an addressed word. In computing mode, the memory executes an operation from at least two addressed words.

1) Memory Mode

In memory mode, the writing operation in an 8T SRAM bitcell is similar to that of the 6T SRAM one, so it is done in two steps:
- The write driver in Fig. 1.a drives the bit lines to the appropriate values by setting the state to be loaded on the Bit Line (BL) and its inverse on the Bit Line Bar (BLB).
- Then the address decoder sets the appropriate Write Word Line (WWL) to the high state. Since the access transistors are much larger than those of the bitcell inverters, the internal signals of the bitcell are forced to the values carried by the bit lines and the bistable circuit switches to the new stable configuration.

To read the content of the 8T SRAM cell, the Read Bit Line (RBL), initially precharged at Vdd, has a floating ‘1’ at the beginning of the operation. Then, the Read Word Line (RWL) is activated. Let us consider the two following cases:
- If the considered bitcell stores a logic ‘0’, the NMOS transistor TN2 of the read port will be in the off-state. The RBL will therefore be maintained at Vdd, so a logic ‘0’ will be read on the read output port (considering the presence of an inverter at the ‘Read’ output of RBL).
- In case the bitcell stores a logic ‘1’ (S = ‘1’), the RBL will be discharged through TN1 and TN2, so that a logic ‘1’ will be read on the read output port after inversion.

2) Computing Mode

The computing mode consists in a read operation performed between at least two (or more) 8T SRAM bitcells by simultaneously activating their RWL signals. The output of the read port subsequently shows a NOR behavior of the selected 8T SRAM cells.

Let us assume that we simultaneously activate RWLO and RWLI corresponding to the lines storing operand X and operand Y respectively, as shown in Fig. 1.a. The precharged RBL maintains its Vdd state if and only if the two operands X and Y are at logic ‘0’. In other words, as shown in Fig. 1.b, simply by activating simultaneously RWLO and RWLI signals for a time T0, RBL remains high only for X = ‘0’ and Y= ‘0’, and it completely discharges as soon as one of the operands at least is at logic ‘1’. The NOR operation is then computed with the data stored in the two selected bit cells as inputs and the result of the operation is deduced from the voltage of the RBL. An inverter (Inv1) is connected to the RBL so that the output of the inverter goes low if the RBL remains high. Thus, the output IMC_result of the cascaded inverter (Inv2) shows a NOR behavior (the truth table is given in Fig. 1.c). Note that if we store the complementary state in the bitcells (i.e., the node SB contains the input data to be computed) the output IMC_result of the cascaded inverter (Inv2) shows an AND behavior.

B. Considered IMC SRAM Array

To characterize the electrical behavior under realistic conditions, our study was conducted on the model presented in Fig. 2, which is a 128x128 bitcell array designed in 28 nm FD-SOI process technology [20]. The model is made of write drivers ensuring the writing operations in the bitcells and of precharge circuits, which maintain the RBL signals at Vdd necessary to perform the read operations and the computation at array level. The model also includes a layout extraction of the parasitic capacitances of the main signals (i.e., BL/BLB, RBL and RWL) that reinforces the realistic aspect of the model and allows achieving results that closely approximate those that can be achieved in a real circuit.

III. BACKGROUND ON 8T SRAM-BASED IMC TESTING

In this section, we summarize the test solutions proposed so far in the literature for 8T SRAM-based IMC architectures. Next, we discuss the effectiveness of these solutions to detect resistive-short and resistive-open defects that may occur in the read port of 8T SRAM cells depending on their resistance values.
propose a March-like test algorithm to test the proper operation of the computation. So, to test computing operations, the two following requirements are considered:

- Requirement #1 is to perform a read operation or a NOR operation to detect the fault caused by an excessive leakage current when the data is all ‘0’.
- Requirement #2 is to perform a NAND operation in the worst cases where the operands are (0,1) or (1,0).

The first requirement is already satisfied by the first two operations that appear in the March C- test algorithm, and to satisfy the second requirement, modifications have been made to the March C- test algorithm, that consist in adding two NAND operations.

In summary, the test solutions proposed so far in the literature to cover defects in 8T SRAM IMC architectures allow to test the correct IMC operations but do not cover all resistive defects that may occur in the read port of each SRAM bitcell of the array.

IV. RESISTIVE-SHORT & RESISTIVE-OPEN DEFECT ANALYSIS

This section first shows the locations of resistive-short and resistive-open defects injected in the read port of the 8T SRAM bitcell. Note that this study focuses only on the isolated read port of the 8T SRAM bitcell because defects on the remaining six transistors behave in the same way as defects in a conventional 6T SRAM cell and thus were not considered. We assume the presence of a single defect for each analysis because the occurrence of multiple defects is unlikely. Then, we detail the defect injection approach and finally present a qualitative analysis of the corresponding faulty behaviors.

A. Defect Injection Framework

As already discussed in the previous section, performing a computation in memory is ultimately equivalent to performing a Read operation on at least two bitcells of the same column. So, ensuring that the read operation operates correctly is essential for any IMC architectures. 8T SRAM bitcells are the most suitable for SRAM-based IMC, because they have a read port isolated from the write port, which ensures that the read operation does not interfere with the data content of the bitcell, even if several RWLs are activated simultaneously. This behavior makes these cells useful in the IMC context. Therefore, our goal is to analyze the impact of the resistive-short and resistive-open defects in the read port of 8T SRAM bitcells. Six resistive-short defects (see Fig. 3) and three resistive-open defects (see Fig. 4) are considered for each of the two transistors constituting the read port of 8T SRAM bitcell.

To proceed with the injection of resistive-short and resistive-open defects, a monitoring bitcell \((i; j)\) (i.e., located at row \(i\) and column \(j\)) is targeted by a single defect injected at its read port. To analyze each injected defect, we set up an approach to monitor each time the state of the faulty bitcell, the states of the neighboring bitcells (i.e., bitcells on the same column and row), and the computation results between a fault-free memory bitcell and the faulty bitcell. The purpose is to reveal the potential impact of each defect on the read/write/computing operations. The defect analysis is hierarchically performed as follows:
• Stand Alone Analysis (SA_Analysis): local impact on the defective bitcell itself during memory mode operations on that bitcell.

• Neighborhood Analysis (N_Analysis): It is done in two steps: i) impact on defect-free surrounding bitcells during memory mode operations on the faulty bitcell, and ii) local impact on the defective bitcell during memory mode operations performed on fault-free surrounding bitcells only.

• Computation Analysis (C_Analysis): It is done in two steps: i) impact on computing mode operations performed between the defective bitcell and at least a fault-free one in the same column i.e., NOR(c_v,c_v), and ii) impact on computing mode operations performed between at least two defect-free bitcells located in the same column than the defective one, i.e., NOR(c_v,c_v).

- In summary, when the bitcell stores a logic '1', the faulty behavior produced by the resistive-short defect df1 is represented in Fig. 5.

- SA_Analysis: During a write operation, the RWL remains at logic '0', which means that transistor TN1 is always blocked. Consequently, node S will not be disturbed during any write operation on the defective bitcell. On the other hand, during a read operation, as soon as the RWL is activated, transistor TN1 becomes passing, then node S is grounded. Thus, the Read operation is destructive in the case where the defective bitcell initially stores a logic '1'. In other words, RI1 operation performed on the defective bitcell operates as a W0 operation and returns a logic '0' to the output port (i.e., inverter of the read port). This faulty behavior is represented in Fig. 5.

- N_Analysis: Since write operations on the defective bitcell are not impacted, any write operation on defect-free surrounding memory cells is correctly acted and vice versa. Faulty behaviors appear during Read operations. Let us consider the case where the faulty bitcell stores a logic '1' and a read operation on a defect-free bicell of the same row is acted. Upon activation of the RWL, the content of the defective bitcell will be forced to logic '0'. In summary, when the defective bitcell stores a logic '1', activating the RWL signal to act any Read operation on
another bitcell of the same row forces its content to a logic ‘0’.

C. Analysis: In computing mode, df1 will present the same destructive Read problem. Let us assume a computation between the defective bitcell storing a logic ‘1’ and a defect-free bitcell on the same column storing a logic ‘0’. As soon as the appropriate RWL signals are activated, the content of the defective cell switches to a logic ‘0’. Consequently, instead of computing the NOR (1:0) operation that must provide a logic ‘0’, the output IMC_result of the read port provides a logic ‘1’ corresponding to the NOR (0:0) (see Fig. 2).

All the injected resistive-short defects have been analyzed in the same way as detailed for df1. Table 1 summarizes the results of the analysis and reports at each analysis step (SA_Analysis, N_Analysis, C_Analysis) the operations affected (“RX”/“WX”/“NOR(0,1)” when the read/write/computing operation, respectively, is affected, “-” if no operation is affected).

Table 1. Summary of the qualitative resistive-short defect analysis

<table>
<thead>
<tr>
<th>Defect</th>
<th>SA_Analysis</th>
<th>N_Analysis</th>
<th>C_Analysis</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operation</td>
<td>Same Row</td>
<td>Same Column</td>
<td>IMC NOR(C&lt;0C)</td>
</tr>
<tr>
<td>df1</td>
<td>Destructive R1</td>
<td>Destructive R1</td>
<td>-</td>
</tr>
<tr>
<td>df2</td>
<td>R0</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>df3</td>
<td>W0, R0, R1</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>df4</td>
<td>-</td>
<td>R0</td>
<td>-</td>
</tr>
<tr>
<td>df5</td>
<td>R1</td>
<td>R0</td>
<td></td>
</tr>
<tr>
<td>df6</td>
<td>R1</td>
<td>R1</td>
<td>-</td>
</tr>
<tr>
<td>df7</td>
<td>R0</td>
<td>R0</td>
<td>-</td>
</tr>
<tr>
<td>df8</td>
<td>-</td>
<td>R0</td>
<td>-</td>
</tr>
<tr>
<td>df9</td>
<td>W1, R1</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>df10</td>
<td>-</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>df11</td>
<td>-</td>
<td>R0</td>
<td>-</td>
</tr>
<tr>
<td>df12</td>
<td>R1</td>
<td>R1</td>
<td>-</td>
</tr>
</tbody>
</table>

C. Qualitative Resistive-Open Defects Analysis

Each injected resistive-open defect induces a faulty behavior during the memory mode as well as computing mode. As case study, faulty behaviors produced by the resistive-open defect df13 (see Fig. 4) is described below.

• SA_Analysis: Since the read port is isolated from the write port, the write operation is not disturbed by df13. The presence of this defect produces a delay, which is directly related to the RBL, which may disturb its discharge during a R1 operation. Let us consider the example of a defective bitcell storing a logic ‘1’. In order to read its contents, the RWL signal is activated. In the case of a fault-free operation, the RBL discharges through the two transistors TN1 and TN2. In presence of df13, the discharge of the RBL is delayed and, the greater the resistance value of the defect, the greater the delay produced. So, at a certain value of the resistive-open defect, the value read will not be captured at the output of the read port.

• N_Analysis: The operations performed on the defective cell do not affect the functioning of the neighboring cells (same row and same column). All read/write operations on the surrounding defect-free bitcells are performed correctly and vice-versa.

• C_Analysis: The operation in computing mode between defect-free bitcells of the same column is not affected by df13. However, the computation performed with bitcells including the defective one is affected by the delay produced by df13. Let us consider the example of a defective bitcell storing a logic ‘1’ and another defect-free bitcell in the same column storing a logic ‘0’ implying a NOR (1:0) operation. As seen previously, the presence of df13 produces a delay which slows down the discharge of the RBL, so that the data is not captured at the output of the reading port. For high resistance values of df13, the RBL does not discharge. So, the IMC_result output of the read port provides a logic ‘1’ instead of a logic ‘0’. This faulty behavior is represented in Fig. 6.

![Figure 6. Faulty behavior in computing mode in presence of df13](image)

All the injected resistive-open defects have been analyzed in the same way as detailed for df13. Table 2 summarizes the results of the analysis and reports at each analysis step (SA_Analysis, N_Analysis, C_Analysis) the operations affected (“RX”/“WX”/“NOR(0,1)” when the read/write operation is affected, “-” if no operation is affected).

Table 2. Summary of the qualitative resistive-open defect analysis

<table>
<thead>
<tr>
<th>Defect</th>
<th>SA_Analysis</th>
<th>N_Analysis</th>
<th>C_Analysis</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operation</td>
<td>Same Row</td>
<td>Same Column</td>
<td>IMC NOR(C&lt;0C)</td>
</tr>
<tr>
<td>df13</td>
<td>R1</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>df14</td>
<td>R1</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>df15</td>
<td>R1</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>df16</td>
<td>R1</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>df17</td>
<td>R1</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td>df18</td>
<td>R1</td>
<td>-</td>
<td></td>
</tr>
</tbody>
</table>

V. EXPERIMENTAL RESULTS

In this section, we present the SPICE simulation results for the resistive-short defects df1 and the resistive-open defect df13 analyzed in the previous subsection. A summary of the observed faulty behaviors of the considered resistive defects is provided at the end.
A. Experimental Setup

All the electrical simulations of the injected defects have been performed using the XA simulator from Synopsys [23] considering a 128x128 bitcell matrix model (see Fig. 1) designed using a 28nm FD-SOI process technology. The simulations have been carried out by applying sequences of operations deduced from the previous subsection with the aim of sensitizing each defect.

All injected resistive defects cause a read delay that may induce faulty behaviors. This produced delay depends on the size of the injected defect resistance and the discharge time of the RBL (i.e., parasitic capacitors). Therefore, it is necessary to define a reading time $T_{read}$, at which we ensure that the data at the output of the read port is captured in the meantime. Thus, $T_{read}$ is deduced from the maximum time $T_0$, which is required by the RBL to completely discharge at the operating environment of a typical process corner, 1V supply voltage and 125°C temperature. Then, $T_0$ is added to a margin of $T_0$/2 as the necessary delay for the data to pass through the read inverters. Based on simulations performed at the operating environment described above, $T_0$ is measured at about 700ps, so $T_{read}$ is selected at 1ns for the rest of the defect injection campaign. To extract the minimum resistance value $R_{min}$ of each resistive-open defect and the maximum resistance value $R_{max}$ of each resistive-short defect, a threshold is defined at the level of the RBL voltage, which is 30% of Vdd when the correct output is logic ‘0’ and 70% of Vdd when it is logic ‘1’ (i.e., 300mV for logic ‘0’ and 700mV for a logical ‘1’) at the $T_{read}$ instant.

In the following, the read operation “RX” and the IMC operation “NOR(X;Y)” are checked by the behavior of the RBL signal. The RBL behavior is considered correct if the response is provided during the $T_{read}$=1ns. Beyond this read time, the data is not captured at the output of the read port, so the operations are not executed properly, which leads to a faulty behavior.

B. Simulation Results of Resistive-Short Defects

The simulation campaigns are based on the results reported in Table 1 obtained through the qualitative analysis of resistive-short defects. Table 3 summarizes all the results obtained for all the injected resistive-short defects. It is constituted by the three considered categories of analysis (SA_Analysis, N_Analysis and C_Analysis). In each category, the operations affected by the injected defect are reported by detailing each time the maximum size (i.e., $R_{max}$) of the defects that leads to the faulty behavior. For the category C_Analysis, it is divided into two sub-categories (see the fourth column of Table 3). Each sub-category is divided into 3 columns: the first column contains the assigned operation (NOR($c_i$,$c_j$)) and/or NOR ($c_i$,$c_j$)), the second column reports the maximum size of the defect which leads to a faulty behavior when the computing is carried out between two bitcells (i.e., N=1), the third column contains the maximum size of the defect when the computing is global (i.e., it is carried out on all the cells of the column N=127). In the last column, the sequence of operations allowing the sensitization of each defect is determined according to the operation that generates the maximum resistance value, i.e., the critical resistance value $R_{crit}$ which we ensure by detailing each time the IMC computing operation.

For example, in the case of df1, the maximum defect size is achieved with the C_Analysis with N=127 (i.e., $R_c=37k\Omega$) that corresponds to a NOR(1,0$^{127}$) computing operation. So, the sequence <1,0$^{127}$ NOR(1,0$^{127}$),0$^{127}$/1> (detailed below) will be applied on all the bitcells of the column where the defective bitcell is located, as follows:

$$<1.0^n\text{NOR}(1.0^n)0^n/1>$$

where a logic ‘1’ is initially stored in the defective bitcell. A logic ‘0’ is initially stored in N bitcells of the same column as the defective one. Then, a NOR(1,0$^N$) operation is performed between all the selected bitcells. The N bitcells

---

Table 3. Summary of resistive-short defect simulation results

<table>
<thead>
<tr>
<th>Defect</th>
<th>SA_Analysis</th>
<th>N_Analysis</th>
<th>C_Analysis</th>
<th>$&lt;S/F/R&gt;/&lt;S_a,S_v/F/R&gt;$</th>
</tr>
</thead>
<tbody>
<tr>
<td>Operation</td>
<td>$R_{max} \Omega$</td>
<td>Same Row Operation</td>
<td>Same Column Operation</td>
<td>IMC Operation NOR($c_i,c_j$)</td>
</tr>
<tr>
<td>df1</td>
<td>R1</td>
<td>36.5k</td>
<td>Rx</td>
<td>27.4k</td>
</tr>
<tr>
<td>df2</td>
<td>R0</td>
<td>101k</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>df3</td>
<td>R0</td>
<td>5k</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>df4</td>
<td>R0</td>
<td>112k</td>
<td>R0</td>
<td>15.9k</td>
</tr>
<tr>
<td>df5</td>
<td>R1</td>
<td>5.4k</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>df6</td>
<td>R1</td>
<td>223 R1</td>
<td>269</td>
<td>-</td>
</tr>
<tr>
<td>df7</td>
<td>R1</td>
<td>104k</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>df8</td>
<td>W1</td>
<td>29k</td>
<td>R1</td>
<td>38.2k</td>
</tr>
<tr>
<td>df9</td>
<td>R1</td>
<td>223 R1</td>
<td>269</td>
<td>-</td>
</tr>
<tr>
<td>df10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>df11</td>
<td>R1</td>
<td>223 R1</td>
<td>269</td>
<td>-</td>
</tr>
</tbody>
</table>
remain at logic ‘0’. The output level of the logical operation is a logic ‘1’.

Waveforms in Fig. 6 present the SPICE simulation performed on the 128x128 bitcell array using the sequence of operations allowing the sensitization of the resistive-short defect df1, i.e., $<1,0^{127}\text{NOR}(1;0^{127})/0^{127}/1>$ at its maximum detectable resistance with typical PVT conditions (Process Typ, Voltage 1V and Temperature 27°C). Thus, resistances above this critical value $R_c=37\text{k}\Omega$ lead to a correct computing operation (i.e., NOR(1,0)=0; N=127) and resistances lower than $R_c$ lead to an incorrect behavior.

The aggressor bitcell initially contains a logic ‘1’ and the victim bitcells contain a logic ‘0’. Then, a NOR is performed on the whole column by activating all the RWLs signal simultaneously at t=42ns. The RBL signal starts to discharge until it reaches 300mv at $T_{\text{read}}$ (i.e., 43ns), which are the two considered limits for extracting the maximum resistance of detectability. The red signal in Fig. 7 represents the result of the NOR operation at the output of the read port, i.e., the IMC_result signal in Fig. 2. Note that the blue dotted lines in Fig. 7 represent the defect-free behavior (i.e., when no defect is injected).

For example, in the case of df13, the minimum defect size is achieved with the C_Analysis with N=127 (i.e., $R_c=26.8\text{k}\Omega$) that corresponds to a NOR(1:0$^{127}$) computing operation. So, the sequence $<1,0^{127}\text{NOR}(1;0^{127})/0^{127}/1>$ (detailed below) will be applied on all the bitcells of the column where the defective bitcell is located as explained earlier.

Waveforms in Fig. 8 present the SPICE simulation performed on the 128x128 bitcell array using the sequence of operations allowing the sensitization of the resistive-open defect df13, i.e., $<1,0^{127}\text{NOR}(1;0^{127})/0^{127}/1>$ at its minimum detectable resistance. Thus, resistances below this critical value $R_c=26.8\text{k}\Omega$ lead to a correct computing operation (i.e., NOR(1,0)=0; N=127) and resistances higher than $R_c$ lead to an incorrect behavior.

C. Resistive-Open Defect Simulation Results

Table 4 summarizes all the results obtained for all the injected resistive-open defects. The simulation campaigns are based on the results obtained during the qualitative analysis of the defects. Table 4 shows the two categories where the operations affected by the defects appear (SA_Analysis and C_Analysis). The first category (SA_Analysis) is represented in the second column detailing the minimum size of defects that lead to this faulty behavior (i.e., $R_{\text{min}}$). For the category C_Analysis, it is divided into 3 groups (cf. the third column of Table 2), the computation is performed between 2 bitcells (i.e., N=1), then 16 bitcells (i.e., N=15) and between all the cells of the column (i.e., N=127), while specifying each time the minimum value of the resistance of the defect which leads to this faulty behavior. For each injected defect, the sequence of operations allowing its sensitization is determined (last column in Table 2) according to the operation that generates the minimum resistance value, i.e., the critical resistance value $R_c = \min\{R_{\text{min}}\}$ of the defect, in order to cover the largest range of these resistive defects. $R_c$ is highlighted in bold in Table 4 for each resistive-open defect.

![Figure 7. Waveforms of the sensitization sequence "<1,0^N NOR(1;0^N)/0^N/1", with N=127" with df1 size set at 37kΩ.](image)

![Figure 8. Waveforms of the sensitization sequence "<1,0^N NOR(1;0^N)/0^N/1", with N=127" with df13 size set at 26.8kΩ.](image)

<table>
<thead>
<tr>
<th>Defect</th>
<th>SA_Analysis</th>
<th>C_Analysis</th>
<th>&lt;S/F/R&gt;/&lt;Sa,Sv/F/R&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Operation</td>
<td>IMC Operation NOR(1;0)</td>
<td>C_Analysis</td>
</tr>
<tr>
<td></td>
<td></td>
<td>NOR(0;0)</td>
<td>(N=1)</td>
</tr>
<tr>
<td>df13</td>
<td>R1</td>
<td>$\approx31k$</td>
<td>NOR(1,0$^3$)</td>
</tr>
<tr>
<td>df14</td>
<td>R1</td>
<td>$\approx16.79M$</td>
<td>NOR(1,0$^3$)</td>
</tr>
<tr>
<td>df15</td>
<td>R1</td>
<td>$\approx23.2k$</td>
<td>NOR(1,0$^3$)</td>
</tr>
<tr>
<td>df16</td>
<td>R1</td>
<td>$\approx23.2k$</td>
<td>NOR(1,0$^3$)</td>
</tr>
<tr>
<td>df17</td>
<td>R1</td>
<td>$\approx4.39M$</td>
<td>NOR(1,0$^3$)</td>
</tr>
<tr>
<td>df18</td>
<td>R1</td>
<td>$\approx21k$</td>
<td>NOR(1,0$^3$)</td>
</tr>
</tbody>
</table>
The aggressor bitcell initially contains a logic ‘1’ and the victim bitcells contain a logic ‘0’. Then, a NOR is performed on the whole column by activating all the RWLs signal simultaneously at t=30ns. The RBL signal starts to discharge until it reaches 300mv at $T_{\text{read}}$ time (i.e., 31ns), which are the two considered limits for extracting the minimum resistance of detectability. The red signal in Fig. 8 represents the result of the NOR operation at the output of the read port, i.e., the IMC_result signal in Fig. 2. The dotted blue lines in Fig. 8 represent the defect-free behavior.

D. Discussion on the Defect Injection Results

According to the defect behavior presented so far for an IMC 8T SRAM bitcell with resistive-open and resistive-short defects at the read port, some detectability conditions can be deduced. As shown in the results reported in Table 3 and Table 4, the IMC mode offers a better detectability of almost 50% of the injected resistive-short defects and 100% of the injected resistive-open defects.

Let us first discuss the results obtained for the injected resistive-short defects. Global computing involving all the bitcells of the same column improves the detectability of larger sizes of df1, df5 and df9 (i.e., the more cells are involved, the more defects of larger sizes are detected). The IMC performed between two bitcells provides a better coverage of resistive defects of both types df2 and df7. On the other hand, the resistive-short defect df3 is detectable by simple memory operations (i.e., Read/Write) applied on the defective bitcell. The five resistive-short defects df4, df6, df8, df11 and df12 are detectable by memory operations applied on a victim bitcell (i.e., defect-free bitcell) of the same column or the same row as the defective one. Conversely, df10 is not detectable because it does not affect the operation in either memory or computing mode.

Let us now discuss the results obtained for the injected resistive-open defects. As shown in the results reported in Table 4, the IMC mode implying all the bitcells of the same column offers a better detectability of all the injected defects, i.e., an improvement of up to 13.8% for df13 to df16, of 15.7% for df18 and of 1% for df17. Note that the improvement in resistance values is different depending on the location of each defect. Moreover, different ranges of critical resistance have been found. The minimum resistance of defects that are connected to the gates of transistors is in the $\Omega$ range (i.e., df14 and df17), while the minimum resistance for the other defects (i.e., df13, df15, df16, df18) is in the k$\Omega$ range.

From these results, the main conclusion is that the IMC mode improves the detectability of most of the considered resistive defects by involving all bitcells of the same column for a computing operation (for specific resistive-short defects and for all the resistive-open defects). Consequently, the row decoder must be adapted in order to allow a computing operation involving all bitcells of each column for detecting and covering smaller sizes of resistive-open defects and larger sizes of resistive-short defects.

VI. CONCLUSION

In this paper, we first detailed the operating principle of 8T SRAM bitcells in their two operation modes. Then, we presented the comprehensive memory model considered in our study (128x128 bitcell array in 28nm FD-SOI process technology). We highlighted the fact that the algorithms proposed in the literature to test 8T SRAM-based IMC architectures do not completely cover the resistive defects that can affect the read port of 8T SRAM memory bitcells. Then, we presented our analysis for a thorough study of intra-cell resistive-open and resistive-short defects injected into the read port. Impacts in both memory and computation modes were identified, both locally (on the defective bitcell), and globally (on the array). Then, we reported results obtained during the simulation campaigns based on the qualitative analysis by specifying the critical size of the defects for which they are detectable. The obtained results show that the IMC mode improves the detectability of several injected resistive defects.

Our future work will consist, in a first step, in analyzing the inter-cell resistive defects so that, in a second step, it will be possible to develop an effective test and design-for-test solutions that allow to cover all the defects that can affect the IMC 8T SRAM architectures.

REFERENCES


