



HAL
open science

**Reliability and Physics-of-Healthy in Mechatronics
Volume 15 – Reliability of Multiphysical Systems
Chapter II: Applied Engineering on Physics-of-Healthy
and SHM of microelectronic equipment for aeronautic,
space, automotive and transport operations. pp.06-53**

Alain Bensoussan, Joseph Bernstein, Alain Bravaix

► **To cite this version:**

Alain Bensoussan, Joseph Bernstein, Alain Bravaix. Reliability and Physics-of-Healthy in Mechatronics Volume 15 – Reliability of Multiphysical Systems Chapter II: Applied Engineering on Physics-of-Healthy and SHM of microelectronic equipment for aeronautic, space, automotive and transport operations. pp.06-53. ISTE Knowledge. Reliability and Physics-of-Healthy in Mechatronics, 15, WILEY, pp.6-53, 2022, Reliability of Multiphysical Systems Set, 978-1-786-30881-8. hal-04125717

HAL Id: hal-04125717

<https://hal.science/hal-04125717>

Submitted on 13 Jun 2023

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

**Reliability and Physics-of-Healthy in
Mechatronics**
**Volume 15 – Reliability of Multiphysical
Systems**
Set by Abdelkhalak El Hami

(Book ISTE publishing Knowledge – Wiley)

Date: 18 October 2020

**Chapter II: Applied Engineering on Physics-of-
Healthy and SHM of microelectronic equipment for
aeronautic, space, automotive and transport
operations.**

Bensoussan Alain

Dr.-Ing, Dr-HDR, IEEE senior member

Thales Alenia Space
Meta Competence Center
Toulouse, France

alain.bensoussan@thalesaleniaspace.com

Bernstein Joseph

Professor, IEEE senior member

Laboratory for Failure Analysis and
Reliability of Electronic Systems
Ariel University
Ariel, Israel

josephbe@ariel.ac.il

Bravaix Alain

PhD, HDR, IEEE senior member

REER : Radiation Effects & Electrical
Reliability, IM2NP, ISEN

ISEN Yncrea Méditerranée, Toulon, France

alain.bravaix@isen.fr

SUMMARY

Electronics components and devices, including equipment to systems, are fabricated from materials and structures that degrade with time under normal operational condition. It is necessary to anticipate and quantify system failure occurrence but the goal of “reliability engineering” is to clarify first the failure paradigm in term of statistics and Physics of Failure or simply Part Count approach. Many statistical approaches and underlying mathematics have been developed in the past decades of the last century to describe failure rates and the well-known bathtub curve showing a schematic of failure rate behavior with time.

From Wikipedia definition, *predictive (or logical) analysis encompasses a variety of techniques derived from statistics, data extraction and game theory that analyze past and present facts to make predictive assumptions about future events.*

In this applied reliability chapter, we would like to share our perception on the experimentally development applied on existing reliability and maintenance paradigms developed since decades by many authors and papers.

This Part I titled “Reliability Basic Tools for SHM protocols” aims to remind a) how applied engineering in predicting failure and monitoring SHM of electronic equipment and systems are implemented and b) to present basic statistic tools defined for reliability modelling implementation and studies related to active microelectronic parts. The second Part II is dedicated to the experimental application titled “Applied Engineering on Physics-of-Healthy and SHM on microelectronic equipment for aeronautic, space, automotive and transport operation” addressing how innovative technologies and Commercial-Off-The-Shelf (COTS) devices are pondered.

How to implement predicting failure and monitoring SHM of electronic equipment and systems?

High Temperature Operational Lifetest (HTOL) Standard is relatively poor to predict Mean-Time-To-Failure (MTTF) associated constant failure rate and reveals mostly ineffective for wearout modelling as no failure are observed. Furthermore, the MTTF50% is not a zero-failure guarantee (rather by definition is a 50% lot failure) and we should define rather a MTTF0.1% for high reliability application. At the same time, attention to long-life cycles on the part of manufacturers has nearly vanished due to the relatively overwhelming demand in the consumer market sector.

Three key questions are reviewed including a) How to apply reliability prediction tools to innovative technologies? b) What are the hypotheses made of and methodology implemented in these tools; and to what extent are they able to cover emerging technologies and applications? c) Prognostic Failure Model (PFM) what could be a proposed guideline to organize all concepts? We describe our approach in what is needed to answer these and other fundamental questions as for example:

The goal of reliability engineering is to anticipate and quantify failure occurrence but the science required is to clarify first the paradigm in term of statistics and Physics of Failure [1], [2] or Part Count failure approach [3] [4], [5]. Many questions are raised, and we try to address as listed here:

In term of Physics and Phenomenological Degradation:

What are the existing Standards, their advantages and drawbacks?

How to manage random and wearout failure rate model to implement predictive reliability and maintenance?

What role the “stressors” are playing?

How “indicators” are characterized and which criteria value to define?

How to deal with multiple stresses?

In very complex new technologies (less than 7 nm FinFET, GaN, Carbone NanoTube, ...), what are the new failure mechanisms?

What if multiple failure mechanisms are coexisting? [5]

What is the impact on the accelerating factor (AF) in such complex mixed model (multiple stress, multiple failure mechanism)? [6]

How to apply reliability prediction tools to innovative technologies?

What are the hypotheses made of and methodology implemented in these tools; and to what extent are they able to cover emerging technologies and applications?

How to consider the effect of initial device quality, the influence of use and design options, the effect of mission profiles to model the Robustness [7] and the Reliability of complex systems and new technologies [8], [9], [10]?

In terms of Application and experiments:

In very complex new technologies, observed failure mechanisms can often be accelerated simultaneously, causing a dilemma for reliability prediction.

In the domain of telecommunications, automotive, aerospace, satellite, military and the like, the need for accurate reliability prediction is as important as it ever has been. At the same time, attention to long-life cycles on the part of manufacturers has nearly vanished due to the relatively overwhelming demand in the consumer market sector.

How to explore field return and define optimized maintenance survey based on reliability prediction tools?

Assuming a qualification test experiment on 130 samples tested during 2000 hrs of 150°C HTOL with 0 failure observed.

What would be the device operating projected lifetime verified if the operational application is at T=45°C?

What should be the sample size and duration to demonstrate a Cumulative Density Function (CDF) equal of less than 0.1% after 30 years in mission operation?

For Reliability prediction purpose do we need to consider Time-To-Failure for each failure mechanism either for a constant

failure rate based on a Poisson statistic, or for wearout failure mechanism?

What would be the equivalent total λ_{total} and corresponding Time-To-Failure if all failure mechanisms are equally activated?

What the basic mathematics are?

Thermodynamics modeling established by S. Arrhenius (1896) [11], L. Boltzmann (1886) [12], then M. Evans and M. Polanyi in 1938 [13], E. Winner (1938) [14], S. Glasstone (1941) [15], G. Hammond (1955) [16], R. Drenick (1960) [17], E. Snow (1965) [18], N. Sedyakin (1966) [19], D. Cox (1972) [20] and periodically improved by H. Eyring et al. (1980) [21], J. McPherson (1999) [22] [23], or recently by E. Suhir (2013) [24] [25]. Modelling was supported by series of experimental papers from MIT (D. Jin and Del Alamo) [26], RAC Univ. of Maryland, University of Padova and G. Meneghesso's team [27], INTEL and IBM teams [28]. Since the break of 217⁺ standard, FIDES French group guideline is still in place and its next evolution is thought to consider non-constant failure rate model for predictive reliability. Not leaving aside main actors in this paradigm development we have to name most representative experts in the field which have influenced the written of these chapter J. Stathis, V. Huard, A. Bravaix, J. Bernstein, M. Meneghini, H. Zaroni, E. Wu and J. Sune, P.A. Tobias and D.C. Trindade, M. Nikulin and V. Couallier.

The paradigm of the Transition State Theory (TST) developed by E. Wigner in 1934 [14] and by M. Evans, M. Polanyi in 1938 [13] is an approach we can benefit too by adapting the concept of a unified semiconductor reliability model and multiple failure mechanisms related to Physics of degradation. Indeed in the early last century, the TST was applied to chemistry transformations by H. Eyring [21], and S. Glasstone et al. [15] in 1941. The TST was developed in chemistry based on the Hammond's postulate [16] published in 1955 applied to physical organic chemistry.

Multiple failure mechanisms and Physics of degradation in semiconductors may occur in a single set of time-to-failure data but without obvious points of inflection to help separate the mechanisms. J. McPherson in his book 3rd edition of Reliability Physics and Engineering provides the basics of reliability modelling [23], [22] recalled *generally, materials/devices exist in metastable states. These states are referred to as being metastable because they are only apparently stable. Metastable states will change/degrade with time. The rate of degradation of the materials (and eventual time-to-failure for the device) can be accelerated by an elevated stress (e.g., mechanical stress, electrical stress, electrochemical stress, etc.) and/or elevated temperature.*

Gibbs free energy diagram recalled in 3rd edition of J. McPherson book has provided the main inputs to describe multiple stressors environment effect including entangled accelerating factor picture as fully detailed in Part I. Numerical application for a study case on a FinFET technology assuming three major failure mechanisms defined by the following Arrhenius reliability parameters are also detailed.

These mathematics and physic approaches show how the activation energy is an Eyring model related to the stress and temperature applied and can no-longer be considered as a constant to extrapolate some experiment under high stress to nominal mission operation profile. That's the reason why several end-user Industries and Institutions are very cautious to perform lifetest conditions as close as the nominal conditions because of the change of activation energy attributed sometime wrongly to new (or different) failure mechanism while it is simply explained by the interaction of stress and temperature effect on the measured activation energy or to a best extend to Eyring law.

From these equations we can observe the **equivalent activation energy is dependent of the temperature T_0 and is increasing with temperature**. So, under the stress conditions, **the failure mechanism model is a non-uniform acceleration mechanism**.

The goal of Part I is to present basic statistic tools defined for reliability modelling implementation and studies related to active microelectronic parts (Integrated circuits, power transistors, etc) when exploited in operational environment for long term high reliability application.

Basics mathematics on serie-parallel systems reliability are presented with some approximation considerations for distribution queues statistics.

Conclusion and perspective open the door for the next Part II related to Predictive Reliability supported by experimental and Physics of Failure (PoF) or what we call Physics of Healthy (PoH).

Physics of degradation in semiconductors may occur in a single set of time-to-failure data but without obvious points of inflection to help separating the mechanisms. In his book, J. McPherson titled "Reliability Physics and Engineering provides the basics of reliability modelling" [23], [22] stated "*generally, materials/devices exist in metastable states. These states are referred to as being metastable because they are only apparently stable. Metastable states will change/degrade with time. The rate of degradation of the materials (and eventual time-to-failure for the device) can be accelerated by an elevated stress (e.g., mechanical stress, electrical stress, electrochemical stress, etc.) and/or elevated temperature*".

Part II goal is to concentrate on experiment supported by models and field return showing the "true life" observing simultaneous stress environment (various mission profiles) and multiple failure mechanisms.

Keywords— Probabilistic Design-for-Reliability, SHM, Reliability, PoF, PoH, Transition State Theory, Statistics, Semiconductors, Wide Band Gap, Deep Sub-micron, FinFET.

NOTATION

BAZ	Boltzmann-Arrhenius-Zhurkov	I_{HCG}	Current due to hot carrier generation
BEOL	Back End Off Line	ILD	Inter-layer dielectric
BTI	Bias Instability (NBTI or PBTI)	I_{sub}	peak substrate current during stressing
CA	Constructional Analysis	$\lambda(t)$ or IFR	Instantaneous Failure Rate or Hazard function
CCC (or CC)	Channel Cold Carrier	k	Boltzmann's constant ($1.3807 \cdot 10^{-23}$ J/°K or $8.6174 \cdot 10^{-5}$ eV/°K).
CDF	Cumulative Distribution Complementary	MESFET	Metal-semiconductor field effect transistor
CFET	Transistors Function		
CHC or HC)	Channel Hot Carrier	MR	Maximum rating
DIBL	Drain-Induced Barrier Lowering	M-STORM	Multi-physics mulTi-stressOrs predictive Reliability Model
DoE	Design of Experiment	M-TOL	Multiple Temperature Overstress life-test
DSM	Deep-Submicron technology	MVE	Multi-Vibrational Excitation
$c(x_i)$	Energy factor related to stress parameter x_i	NAF	NMOS Acceleration time Factor
E_a	Activation energy	NBTI	Negative bias temperature instability
$E_{a_effective}$ or E_{aa}	effective activation energy related to multiple stress reliability test sequence	NTF	DC NMOS Acceleration Time Factor
EES	Electron-electron scattering	PAF	PMOS Acceleration Factor
ECSS	European Cooperation on Space Standardization	PBTI	Positive bias temperature instability
EMC	Electromagnetic compatibility	P_{BO}	Power burnout limit value
EM	Electromigration	PDF	Probability Density Function
ESD	ElectroStatic Discharge	PDFR	Probabilistic Design-for-Reliability
EOS	Electrical Overstress	PHEMT	Pseudomorphic High Electron Mobility Transistor
EOT	Equivalent Oxid Thickness	PMOS	P type Metal Oxide Semiconductor
EVD	Extreme Value Distribution	PoF	Physics of Failure
ϵ or $\epsilon(t)$	Gibbs Free Energy for a device	PoS	Physics of Stress
FEOL	Front End Off Line	P_q	Poisson statistic function
FF	FinFET	q	Number of failures in Poisson statistic function
FI	Fan In	QBD	Charge at breakdown
FO	Fan Out	SBD	Soft breakdown
FRAME	Failure Risk Analysis Methodology	S_e	electrical indicator or signature of the failure mechanism
GaAs	Gallium Arsenide	S_i	Stress parameter for i as current I , voltage V or P_{DC} power consumption or P_{in} signal input power
GaN	Gallium Nitride	S_{iBO}	Stress parameter at burnout limit value
G	Gibbs Free energy	SiC	Silicon Carbide
GIDL	Gate-Induced Drain Leakage	SM/SV	Stress migration/voiding
γ	Stress factor as percentage of burnout limits for label i as current I , voltage V , P_{DC} power, P_{in} signal input power	SOA	Safe Operating Area
HBD	Hard breakdown	SVE	Single Vibrational Excitation
HCD	Hot carrier degradation	TDDDB	Time Dependent Dielectric Breakdown
HCI	Hot carrier injection mechanism	TST	Transition State Theory
I_{BO}	Current burnout limit value	TSRM	Transition State Reliability Model
I_{G_leak}	Gate leakage current between gate and source at V_{GS} and V_{DS}		
I_{G_LBO}	Gate leakage current between gate and source at high V_{GS} and V_{DS} close to burnout or breakdown.		
I_g	peak gate current during stressing		

CONTENT

Summary	3
Notation.....	5
Chapter II: Applied Engineering on Physics-of-Healthy and SHM of microelectronic equipment for aeronautic, space, automotive and transport operations.	7
I. Introduction	8
II. Component Health Monitoring - A case study for Automotive and Aerospace application.	10
A. Context and particular issues for Automotive application using emerging technologies :	10
B. Predictive Reliability and Health monitoring methodology concept for immature technologies :	12
C. Prognostic Failure Model (PFM) level 3: Reliability prediction applied to DSM technologies in harsh environment	17
1) Component selection.....	19
2) Construction Analysis principle with Prognostic Failure Model (PFM).....	19
3) Degradation mode monitoring	20
4) Risk analysis method applied to DDR3 – FF20 (Manufacturer A).....	28
III. Aerospace Electronics Reliability: Practical Application of MTOL	40
1) Standard HTOL.....	41
2) Multiple Mechanisms.....	42
3) Acceleration Factor	43
4) Proportionality Matrix Solution	44
IV. Conclusion.....	48
V. Bibliography.....	49

Chapter II: Applied Engineering on Physics-of-Healthy and SHM of microelectronic equipment for aeronautic, space, automotive and transport operations.

Bensoussan Alain

Dr.-Ing., Dr.-HDR, IEEE senior member

Thales Alenia Space
Meta Competence Center
Toulouse, France

alain.bensoussan@thalesaleniaspace.com

Bernstein Joseph

Professor, IEEE senior member

Laboratory for Failure Analysis and
Reliability of Electronic Systems
Ariel University
Ariel, Israel

josephbe@ariel.ac.il

Bravaix Alain

PhD, HDR, IEEE senior member

REER : Radiation Effects & Electrical
Reliability, IM2NP, ISEN
ISEN Yncrea Méditerranée, Toulon, France

alain.bravaix@isen.fr

"Experience without theory is blind, but theory without experience is mere intellectual play."

"L'expérience sans théorie est aveugle, mais la théorie sans expérience n'est qu'un simple jeu intellectuel."

Immanuel Kant

I. INTRODUCTION

In Reliability Standards the MTTF is related to random mechanisms which are supposed to reach sooner than the wearout MTTF. This is mainly because the considered technologies are rather mature and the applied mission stress conditions are low enough to push the limits of the wearout events.

Several end-user Industries and Institutions are very cautious to perform lifetest conditions as close as the nominal conditions. Automotive OEMs last year began demanding that electronics components last 18 years with zero failures.

Nevertheless, new technologies, and innovative components have shown possible shorter life-time occurrence [68] because of their immaturity. Especially when procured as COTS but used in long term mission application or sometimes in High Rel equipment, it is necessary to perform screening to eliminate freak distribution and run lot qualification customized programs adapted to the foreseen application. It is not easy and the simplest way to ask the component manufacturer to help quantifying these parameters. Sometime, manufacturers may provide information about the life-time and generally based on cumulative failures observed during burn-in and qualification test sequences (considered rather as Random defects).

The concept of stressor parameters is introduced to quantify how the stress will impact the equivalent activation energy described in Part I for the principle of BAZ model [25] and Mc Pherson [57] of the energy band diagram. Indeed the external stress (any kind: electrical, signal, or external as thermal cycling or radiation for example) is generally (but not always) reducing the height of the thermal activation energy measured from pure thermal stress conditions.

Physics of Healthy (PoH) concept: we define Stressor and Predictors Indicators electrical parameters.

- A Stressor parameter is a setting condition applied to the component of interest which stress the device and age it. Such parameter can be either a electrical nominal setting lifetest operation (outlined in percentage of the limit of the capability of the component defined as in the Maximum Rating conditions: thermal, DC bias, AC or RF signal) or an external environment stress condition (thermal chocs, thermal cycling, radiation, ionic contamination or gaz poisoning).
- A Predictor (or Indicator) an in-situ measurable and quantifiable electrical parameters to assess the healthiness of a component introduced in an equipment. Such a component is supposed to drive the reliability of the final card installed in an equipment. To do so, the card should be outfitted of dedicated electrical point of access or accessible through the bias access in order to be monitored during operation (see for example DSM ASIC based on 10 nm node described in the chapter). The aim is to quantify how the internal characteristics and performances are affected during time of stress applied.

This Part II presents context and particular issues for Automotive application using emerging technologies. We describe the methodology implemented by GIFAS consortium [69] (Groupement des Industries Françaises Aéronautiques et Spatiales) and FIDES group [66]. Predictive Reliability and Health monitoring methodology concept for immature technologies are deeply considered by GIFAS consortium. We show the 3-loop methodology and show schematics of the main steps involved in the Reliability determination of DDR3 (FF20) and FPGA (FF16) CMOS technology nodes. We take advantage of the Prognostic Failure Model (PFM) level 3 recommendations and develop how to apply reliability prediction on DSM technologies in harsh environment.

Failure Modes and Effects Analysis (FMEA) is a method for reliability analysis trying to assess and identify existing failure modes of a system. When applying Standards method at component level, the failure mode rate is considered as a constant. Furthermore, its value is an estimation depending of the database used or extracted from few experiments. The more realistic approach proposed by FIDES group is based on reliability prediction models but considering one mechanism involved time to time. They have shown that the failure mode rate is not a constant but depend on mission profile conditions. The FIDES tool developed is considering failure rate as stress dependent and can be expressed by COX models.

When multiple failure mechanisms co-exist the Standard and FIDES methodology must be revisited.

We present a case study on application for Automotive and Aerospace. It affords series of numerical application supported by experiments for study cases on a FinFET technology assuming HCI (Hot Carrier Injection) , BTI (Bias Temperature Instability) and EM (Electro-Migration) as major failure mechanisms. It is shown how the activation energy is related to the stress and temperature applied and proof activation energy can no-longer be considered as constant to extrapolate some experiment under high stress to nominal mission operation.

In a second paragraph, we give highlights (advantage and drawbacks compared to existing Standards (MTOL) and recommendations when implementing a true case study on DRAM IC DDR3. In particular how to consider occurrence of multiple failure mechanisms on a component used under operational real harsh environment profiles. For the Aerospace Electronics reliability, we relate a pragmatic application of MTOL based on J. Bernstein approach. The prediction of a system

reliability can be described using a linear matrix solution.

In the last paragraph, we develop the Prognostic Failure Model (PFM) background.

How to build a methodology to forecast the reliability of a device, board or system in harsh operating conditions?

What are the clues and the evidences to answer correctly and objectively if there is a risk or not to operate a new technology, in a repeatable, safe and precise analysis process?

How to automatize such a method in order to reduce uncertainty and avoid influence of many expert positions or even give to the single expert the right to come back to his analysis later in years and to improve it because of new evidence of data?

How to discriminate the concepts of constant vs non-constant rates when people are looking a pragmatic solution to assess the risk of failure during the entire mission life of an equipment, a product or a component?

A reliability risk analysis of the lifetime of an electronic device, versus the mission profile of the final product is defined as a dedicated Prognostic Failure Model (PFM) guideline. The method proposes four levels, depending on the data and service available from the manufacturer. Level 1 is the simplest to implement, and level 4 is the utmost complex.

II. COMPONENT HEALTH MONITORING - A CASE STUDY FOR AUTOMOTIVE AND AEROSPACE APPLICATION.

A. Context and particular issues for Automotive application using emerging technologies :

Several end-user Industries and Institutions are very cautious to perform lifetest conditions as close as the nominal conditions. Automotive OEMs last year began demanding that electronics components last 18 years with zero failures. If we consider a car manufacturer reporting about 7,000 semiconductor devices in its high-end models, and it turns out about 4,000 cars every day, then failure in the range of one part per million equals 24 defective cars per day. For another one is which uses about half as many electronic components but manufactures 10,000 cars every day, that equates to 54 defective cars.

“Normally it takes five to six years before you know if there is a problem,” said Jim McLeish, senior quality/reliability consultant manager at DFR Solutions. “With 5nm to 7nm technology, there is no experience. We don’t know what the variation will be.” The use of 10/7nm chips in automotive applications is making test more challenging. There are a lot more transistors in each area. That requires higher test coverage, and a lot of testers are in the beginning phase of bringing technology up to an acceptable level.

It is not always clear what is a killer defect and what is not. Some latent defects may never cause failures, while others that are less obvious can develop into more serious issues under various environmental conditions or excessive electrical surge current. As shown in Figure IV.4.a below, this is the example of an MMIC MESFET technology in mid-1990 [70] where micro-particles were generated during integration of MIM capacitor manufacturing. Based upon inputs from customers, the failure rate was estimated to be about 200 defectives per million devices. At that rate, we would have expected a 50% chance of seeing three capacitor failures in the 15,000 devices that were life tested between 1985 and 1995 – but we did not experience any (probability was not helping us). Over the course of two years, the particle density had been reduced by the MMIC manufacturer by almost two orders of magnitude (see figure IV.4.b) – still without generating a single accelerated reliability test failure! The size of these micro-defects ranges below 1 μm diameter but considering the dielectric thickness of 0.2 μm as a conformal deposition process, some of them generated early failure short circuits while a small portion remains as latent defects. Safe operating conditions were demonstrated and validated because we conducted 100% screening applying maximum voltage (destroying killer defects) prior to release devices for a high-reliability application.




Figure IV-4.a: Capacitor with a microparticle (1 μm diameter) on bottom electrode (Courtesy Alcatel Space: Serma Technologies Constructional Analysis report [130]).





Figure IV-4.b: Defects and Failure Rates of Capacitors [70]

Current predictive reliability model tools such as MIL, 217+ or FIDES are based on Arrhenius' law which expresses the lifetime to failure (Time-To-Failure or TTF) as a function of an invariable activation energy and temperature. It considers only one failure mechanism and temperature as a major stress. These tools are limited to predicting the constant failure rate.

The TTF assessment depends if we consider failure mechanisms either related to random failure or to wearout failure mechanisms. For emerging DSM technology based on nanometric scale the TTF calculation strongly depends on such overlapping properties between random and wearout mechanisms as we will see in the next paragraph B developed. In addition to this confusion, the activation energy is not a true constant in the range of temperature and mission biasing condition applied as we will illustrate in paragraph C.

A predictive reliability paradigm should consider these limitations and propose how to handle:

The multi-failure mechanisms which can occur simultaneously either at random or at end of life

- Assign correct activation energy values to random and wearout failure mechanisms
- Express activation energy in term of temperature and operating biasing condition ranges
- Deduce extrapolation of TTF under validated hypotheses (be careful to design accelerating stress conditions in adequation with true operating mission profile (e.g. mitigate and validate the representativeness of failure mechanisms activated under high stress).

During environmental tests, we need to demonstrate that the probability of failure of a part is less than a given value, which leads showing with n tests, that the mean of the resistance (particular quantile) has (at least) a given value. With n tests, the average should be demonstrated to be within a certain confidence interval with a given level of confidence.

B. Predictive Reliability and Health monitoring methodology concept for immature technologies :

The lifetime of a component and thus of an electronic card, is quantified using a constant random failure rate (λ). This law of probability applies to rare events or a situation where the manifestation of an event occurs randomly over time with a low probability. The reliability estimation problem turns out to be different if we consider a product subjects to a degradation process that can be quantified over time and on which a “criterion of acceptability” can be set. It is then possible to track the evolution of this drift during stress tests, in order to evaluate the forecast reliability of the product, or during its operational life, to know its state of health from day to day, and to estimate its remaining potential.

In Reliability Standards the MTTF is related to random mechanisms which are supposed to reach sooner than the wearout MTTF. This is mainly because the considered technologies are rather mature and the applied mission stress conditions are low enough to push the limits of the wearout events.


Nevertheless, new technologies, and innovative components (by definition less mature), have shown possible shorter life-time occurrence [68].

Consequently, in parallel to the constant failure rate evaluation, it must be verified that the wearout of a component will occur far after the lifetime determined by random failure law. So, the concern to predict reliability and implement health monitoring on emergent technologies need to answer this tricky issue discrimination between random and wearout failure mechanisms. It is not easy and the simplest way to ask the component manufacturer to help quantifying these parameters. Sometime, manufacturers may provide information about the life-time and generally based on cumulative failures observed during burn-in and qualification test sequences (considered rather as Random defects).

The definition of MTTF (either Random or Wearout) is becoming a major issue and must be well discriminated as each of them assess its own value. Several major hypotheses must be described and considered:

- Failure mechanisms are based on Physics of Failure (PoF) models in terms of failure rate (FR) and Accelerating Factors (AF) compared to a reference set of stress conditions.
- The Standard Model of Accelerated Life applies which assumes that only the scale parameter of the reliability distribution is modified by the level of stress and that the shape of the failure distribution remains unchanged according to the following relationship and as shown in figure V-1:

$$R_{\text{stress}}(t) = R_{\text{mission}}(AF \cdot t) \tag{Eq. V-1}$$



- The modeling approach assumes the same physical mechanisms can cause early “random” fails and intrinsic wearout, but act on different parts of a strength distribution (e.g. abnormal/defective sites [71]).
- Wearout assessments are expressed in terms of “time to failure” or “failure fraction” due to any or all competing PoF mechanisms if occurring simultaneously (see for example NBTI, HCI, TDDB and EM on Si DSM technologies. Failure models are characterized by the instantaneous failure rate drafted by the bathtub curve. It is a simple and comprehensive description of how failure distributions are observed during ageing.

- Random failure rate are expressed in Failures in Time (FITs). Mathematically, wearout failure rates tend to increase with time and are characterized by Weibull distributions with shape parameter, $\beta > 1$ while random failure rates are defined to be constant with time, characterized by the exponential distribution (the exponential distribution is a special case of the Weibull distribution, in which the Weibull slope is one), or decreasing in time for infant mortality, characterized by a Weibull $\beta < 1$ [72].

- Mitigating measures and drift parameter criteria for each failure type may also differ. Wearout can be moderated by limiting exposure to fatigue environments, but this may not help prevent random failures.

- Both random and wearout failures are described by different Weibull shapes parameters need to be combined since these differences limit the usefulness of a single, combined metric. Nevertheless, both metrics must be considered in competition for new emerging COTS devices due to their nanoscale geometries and low voltage biasing range.

- If random phenomena are existing only, reliability can be estimated using the chi-squared distribution as a function of the cumulative operation and the number of failures observed.

- If wear phenomena exist, it is necessary to adjust the reliability or accelerated degradation model from the operating time hypotheses or the degradation levels observed in tests using the maximum likelihood method.

- It is important to consider if high level accelerated test conditions far away from the use condition they may lead to the activation of different failure mechanism because their order rank can be altered (see for example HCI mostly activated at low temperature compared to EM activated at high temperature). More details are given in the methodology described in chapter Aerospace Electronics Reliability: Practical Application of MTOL.

It becomes necessary to describe a process flow to assess the wearout time-to-failure a component can achieve before the end of lifetime of the product using it. This tool is managing and implementing document history (return of experiment, heritage) and store it to assess the risk a new device will bring to a future equipment in construction and design. This method is based on data and models available about a given technology, so it won't give a confident lifetime of component, only a level of risk that the lifetime is too close to product lifetime.

Questions raised in this chapter will address some very specific aspects:

How to build a methodology to forecast the reliability of a device, card, or system in its harsh operating condition? Forecast and not predict because predict is something related to a "crystal ball".

What are the clues and the evidence to answer correctly and objectively if there is a risk or not to operate a new technology, in a repeatable, safe and precise analysis process?

How to automatize such a method in order to reduce uncertainty and avoid influence of many expert positions or even give to the single expert the right to come back to his analysis later in years and to improve it because of new evidence of data?

Prognostic Failure Methodology (PFM)



Current reliability predictive standards such as the 217+ [8] or FIDES [66] quality guideline are based on the Arrhenius and Eyring laws which express random failure rate and the time to failure (TTF) as a function of a constant activation energy and power law of stressor parameters. These tools involve accelerated tests aiming to quantify the life time-to-failure characteristics of a product, equipment, system, electronic card or a component under specific environmental operating conditions as labelled "Mission Profiles". They are focused to predict the constant Failure Rate (FR) associated to each failure mechanism.

Confusion may exist as failure rate of a given mechanism can be associated to two concepts:

- either the end of life or so-called wearout region of the Bathtub plot considering the failure rate is by definition a non-constant failure rate process,
- the random failure rate period where the devices under mission profile or equivalent accelerated tests may fail randomly but are still related to a single failure mechanism. Because of the exponential law, the time-to-failure is simply deduced as the inverse failure rate.

The two kind of TTF must be considered and quantified. Generally, the wearout is supposed to occur later than the TTF deduced from constant FR.

Today, the advanced microprocessor PMOS or NMOS FinFET technologies continue to shrink with very narrow node dimension and process variability close to the operating voltage limits, that the early wearout have been confirmed since a decade by Boeing [68] or Thales [73] (see figure V.1).



Indeed, as noted by [73] if most publications agree to say that wear-out failures occur more and more prematurely and reduce strongly the useful life, it is more difficult to distinguish how the failure rate behavior will evolve in the next years. The authors mentioned from all recent studies and publications on Deep Sub-Micron components state at least two facts e.g. on one side, an expansion of the early life and on the other side, a shortening of the useful life.

Failure rates evolves as shown in figure V.2: a bathtub curve describing the relative failure rate of an entire population of devices over time.

The lifetime of a component or of an electronic card, is quantified using a constant random failure rate (λ). This law of probability applies to rare events or a situation where the manifestation of an event occurs randomly over time with a low probability. The reliability estimation problem turns out to be different if we consider a product subjects to a degradation process that can be quantified over time and on which a criterion of acceptability can be set. It is then possible to follow the evolution of this drift during stress tests, in order to evaluate the forecast reliability of the product, or during its operational life, to know its state of health from day to day, to estimate its remaining potential and act in consequence.

Saying this, how to discriminate these concepts (constant vs non-constant rates) when people are locking a pragmatic solution to assess the risk of failure during the entire mission life of an equipment, a product or a component?

To answer this question requires to elaborate a failure risk analysis methodology as preliminary stated in a guideline proposed by GIFAS (Groupement des Industries Françaises Aéronautiques et Spatiales) [74]. This document describes a method for selecting digital components to ensure that the reliability of these components is compatible with the requirements in aeronautics and aerospace environments. Guidelines are provided to assess the long-term reliability of COTS semiconductors components in such applications. Those guidelines mainly apply during the electronic design phase when selecting electronic components and assessing the application reliability. It focuses on the intrinsic wearout of DSM COTS semiconductor components processed in below 90 nm and puts aside, at this time, packaging wearout and random failure mechanisms. In this view, Physics of failure (PoF) is at the heart of the approach.

To address this demand, a reliability risk analysis of the lifetime of an electronic device, versus the mission profile of the final product is defined as a special guideline document named Prognostic Failure Methodology (PFM).

The general overview method is shown Figure V.3. Three loops are drawn from the most general to the most detailed. The external ring start from the Technology under analysis, how the Design at system level is defined? what are the constraints and stress environment?, for which applications?, what are the criteria associated to the failure modes and what are the End of Life (EOL) prediction or maintenance requirements. Each step is then detailed through data processing sequences and 4 risk's levels are defined and depend on the reliability and design knowledge the manufacturer can share with the user. The goal isn't to calculate the failure rate of a component, but to assess the level of risk of the lifetime being shorter than the mission duration of COTS electronic component, under its nominal environment.

Reliability concerns can be seen and analyzed according to the level of knowledge and parameter (signature or indicator) measurements:

- a) either from a pure statistical point of view when a population of devices is described by catastrophic failures counted at random in a stochastic process (no history of the past is taken into account). In this case constant failure rate λ_c is defined based on *chi*² test and number of hour.components (e.g. number of devices multiplied by duration of the observation). So λ_c is expressed in FIT (Failure in Time or number of failure in 10^9 hrs).
- b) or from signature parameters drift measured and degrading when time elapse thus considering history of the degradation induced by stress

As pointed out by M. Nikulin et al. from chapter 8 of ref. [75] it is natural to consider that a component experiences a wear effect characterized by a growing monotonous failure rate. The contributing link between degradation and particular types of failure can be quantified by two considerations:

- the failure occurs when the degradation exceeds the threshold limit,
- the failure has an instant risk function that depends on the history of component degradation.

The corresponding mathematic, supporting these two kinds of observation (random or wearout degradation), are quite different and gives distinctive time to failure estimations. On one way the constant failure rate λ_c allow to calculate one equivalent Time-To-Failure (TTF) as the inverse of λ_c while the other way is to characterize the start of failure mechanism occurrence by analyzing series of test experiments under various condition of stress (assumed representative to accelerate the same failure mechanisms as the one existing under nominal use of a device). In this case the parameter drift population is described by appropriate statistical models (Weibull, Lognormal, Beta function or Gamma functions, etc). Each model is represented by a quantile value parameter time to reach failure criteria which is in general defined as the time for half of the population to fail (the most usual one). This time is noted $t_{50\%}$. Depending on the mathematical model applied the MTTF is calculated according to the following expression:

$$MTTF = E(t) = \int_0^{\infty} t \cdot f(t) \cdot dt = \int_0^{\infty} R(t) \cdot dt \quad \text{Eq. II-2}$$

Where $E(t)$ is the mean expected value of the variable t. Refer to chapter V for f(t) and R(t) definitions. For an exponential distribution

$$R(t) = e^{-\lambda \cdot t} \quad \text{Eq. II-3}$$

And IV.1 reduces to:

$$MTTF = \int_0^{\infty} e^{-\lambda_c \cdot t} \cdot dt = \frac{1}{\lambda_c} \quad \text{Eq. II-4}$$


It is also easy to demonstrate the expression of MTTF for a lognormal distribution ($t_{50\%} = e^{\mu}$, μ the location parameter and σ the scale parameter) is given by:

$$MTTF = t_{50\%} \cdot e^{\frac{\sigma^2}{2}} \quad \text{Eq. II-5}$$

The failure rate for an EOL mechanism is typically a non-constant failure rate increasing with time and then decreasing when the lot population reduce to zero: this is because by definition the failure rate is the ratio number of failed devices divided by the number of remaining sound devices. This ratio reduces when the remaining population.

Consequently, in parallel to the constant failure rate evaluation, it must be verified that the wearout of a component will occur far after the lifetime of the final product of which it is apart.

Sometime manufacturers provide information about the lifetime, but unfortunately, they often not communicate on this subject. The methodology describes a process flow to assess the wearout time-to-failure of a component can achieve before the end of lifetime of the product using it. This method is based on data and models available about technology, so it won't give a confident lifetime of component, only a level of risk that the lifetime is too close to product lifetime.



The method proposes four levels as defined in [69], depending on the data and service available from the manufacturer. Level 1 is the simplest to implement, and level 4 is the most complex:

Level 1: the Original Component manufacturer (OCM) provides the assessment of the lifetime of its product, using the mission profile the Original Equipment Manufacturer (OEM) proposes.

Level 2: the OCM gives means and tools to assess the lifetime, with data or mathematics physic models. Then the OEM compute and assess the time-to-failure of the product under the mission environment.

Level 3: the OCM declines any information related to data on the reliability models of its products. Then the OEM must assess the lifetime, based on component technologies, bibliography, manufacturing analysis and Physic of Failure models.

Level 4: the product COTS is not mature enough and no reliability data is existing or very few not consolidated. The OEM must perform accelerating lifestest sequence and evaluation program to construct reliability models and identify Physic of Failure and characterize failure mechanisms.

C. Prognostic Failure Model (PFM) level 3: Reliability prediction applied to DSM technologies in harsh environment

This chapter gives an overview on how to conduct the Prognostic Failure Model (PFM) methodology applied to a specific industrial case.

The goal is to assess the reliability of one component from industry and qualitatively assess the risk to implement such new technologies in Aeronautic or Space mission if 15 to 30 years application. Let's take the following example of a component based on advanced 3D technologies as three gate CMOS FinFETs (FF) designed at 20nm nodes and is dedicated to SDRAM Memory. The proposed study is on:

- DDR3 MICRON which contains Synchronous DRAM (SDRAM) with $L_G = L_{nom} = 20nm$ (FF20)

The final objective is to determine the reliability of such a component with respect to wearout mechanisms and hard failure probability in the context of avionics and space applications, *i.e.* under high constraints environments and mission profiles. These harsh constraints arise from the technology parameters themselves, as the components may be placed in boost configurations depending on the supply voltages (multicore processor), operation frequency and bit rate transmission.

The accent is done on how to validate or improve a technical expertise in the calculations of worst case degradation modeled under each mechanism, which may be involved in each industrial components and the corresponding Lifetime value associated with the most relevant failure with respect to the optimized FinFET technology, and to the use case of memory and FPGA circuits.

A synthesized view on how we can clarify some concept for a comprehensive harmonization of existing reliability model of failure mechanism and associated failure mode definition:

- **Internal electrical** stresses labelled **Stressor parameters** are responsible of the wearout failure rate (Weibull β greater than 1). They are only of four types of applied and imposed stress conditions: they are voltage, current, dissipated power and input signal or ESD/EOS/EMC energies and can be either static, dynamic, transient or surge. They are quantified with respect to their level of stress applied compared to their level of burnout instantaneous failure mode. But for sake of standardization and normalization they are limited by the maximum values allowed by the technology.
- When device operates under **External stress** (thermal management constraints, packaging and assembly constraints, atmosphere contaminants, radiations environments), such stressor parameters level are modified with respect to their maximum burnout and breakdown limits thus accelerating wearout failures compared to temperature and biasing stress in the absence of external environment.
- **Failure modes** of interest are **electrical or mechanical signatures** related to failure mechanisms observed and are **Predictor parameters**. Such parameters can be measured as absolute drift value of electrical parameter or as relative percentage of drift.
- **Constant failure rate (Random)** are caused by random defects and random events. The Failure rate is modeled by a Weibull shape parameter close to 1 which is equivalent to an exponential distribution law.
- **Lot-to-lot production variation** (respectively device-to-device) and performance dispersion from a single manufacturing lot (respectively device) will affect the burnout limits, inducing in return a change of percentage of stress applied on a given lot (device). Statistic dispersion will affect the time to failure on similar way (producing the same statistical effect). Such dispersion at lot and device level will impact the Remaining Useful Life (RUL) for some part of the population.
- **Infant mortality failure** population are caused by "defects" and correlates with defect-related yield loss. They are reduced by improved quality manufacturing and by screening.

Stressor definition and normalization


In a similar way considering a population of devices submitted to heating will only degrade continuously up to malfunction and failure. But when superposing high (or low) temperature and adequate stressors, the time-to-failure of such alike population will reduce. The term "stressors" here is defined as the electrical factors applied to the device of concern. Stressors are all limited by technology boundaries defined by the burnout values of each related electrical parameter (breakdown voltage, current overstress and burnout, power burnout, input signal overstress). These stressors can be normalized with respect to their burnout limits and strains are weighted as percentage of breakdown limits. The main hypotheses, verified by experiments on electronic devices and population of similar devices, are:

- i. the physical instantaneous degradation phenomena due to electrical stress above the limits is observed at any temperature and depend of the active zone temperature of the device under test (Sze, S. M [56])
- ii. the relative drift of a predictor parameter is a function of time (for example square root for diffusion mechanisms) and relate to a failure mechanism activated by temperature and biasing.
- iii. For a biasing set higher and close to the breakdown limit, the two failure mechanisms (e.g. the diffusion and the

instantaneous catastrophic ones) are in competition and occurred simultaneously; for sake of simplicity it is assumed they are progressively and linearly combined from a pure diffusion mechanism at nominal biasing to a pure burnout at high bias (voltage or current of power dissipation).

Predictor definition

As mentioned previously, an electrical predictor parameter ξ_p is defined as the electrical signature (failure mode) of a failure mechanism of interest. Such a parameter can be normalized with respect to its initial value at time zero as a relative drift $\Delta\xi_p/\xi_{p0}$ (in %). Figure 4 is a schematic drawing showing how predictors are defined and change when stress time elapse. The predictor relative drift shown is an example of actual measurements performed on microwave transistors when submitted to steady state aging testing [58]. The predictor of each single device is normalized with respect to its initial measurement (mean value) and the failure criteria was 20% drift reached. So, the drawing is set to consider failed devices for all drift greater than 20%.



We have defined a special industry case application with the aim:

- 1 To validate the degradation models firstly identified on the basics of provided data in the modeling, and de-processing analysis (Constructional Analysis - CA) for each component. Description of the models adapted to the present cases about TDDB, HCI, BTI and EM in order to do a ranking of the Wearout mechanisms as a function of the operation mode and in relation to the CA previously done which has given details of the structures, dimensions and type of materials.
- 2 To relate the Physics of Failure (PoF) to these components considering their own parameters by giving the necessary details coming from recent references for justification in correlation to technological data given by the manufacturers. Summary will be given in tables with respect to selected mechanisms, pointing out the sensitivity and worst-case accelerating values. The goal is to determine a generic structure of elementary FinFET transistors in terms of dimensions and materials as an "intrinsic architecture" which will help to select the weakest points (at front end first) about lifetime calculations according to the operation mode.

- 3 To understand the data previously published and chosen to elaborate a strategy of data exploitation by the justification of the different acceleration factors in AC mode versus DC mode. Validation of the models for avionic and space applications using their respective mission profile. And if it's possible, to extend the results of the study by giving new recommendations for design rules carried out by the manufacturers.

Therefore, we study in a first part the validity of the development focusing on the distinct acceleration degradation modeling, consider the most adapted framework based on recent developments in the literature obtained on the main degradation mechanisms. In a second time we correlated this part to the FinFET technologies and their own specificities for the use case, which will concentrate on the extraction of sensitive parameters with the help of the accessible data from the manufacturers. Hence, the first part deal with the validity of the chosen accelerated models with respect to published results about Wearout and failure mechanisms that are still in progress with the continuous scaling of the CMOS technology.

1) Component selection

As the ultimate goal is to select a component with regards to searched functionality and their level of performance, the risk that the lifetime of a component does not complies with the lifetime of a product (regarding its mission profile) becomes highly probable with shrinking the device geometry, design rules and biasing condition applied. The tested technologies are developed from recent FinFET 20nm and 16nm processing development, but they have distinct application scheme. Then, it is necessary to consider the main differences about the general application type and extract the main parameters and operation conditions given by the manufacturer that are involved in the wearout damage.

2) Construction Analysis principle with Prognostic Failure Model (PFM)

The principle of cutting the Prognostic Failure Model (PFM) methodology in sub sections between level 1 and level 4 is relevant considering the low level of knowledge we may have from the manufacturers. The difficulty is indeed about the correlation to the limited results published on new FinFET structures with the theoretical acceleration laws, which may be applied to these 3D devices pointing out the good correspondences and limitations of the techniques. This is also linked to the type of devices (N-channel vs. P-Channel), the shrink of channel length ($L_{\text{eff}} / L_{\text{nom}}$), and the processing flow (Dummy gate, Replacement metal gate, Trench isolations for the gate and for lateral isolations) that may continuously change with respect to the trade-off between performance and reliability [76] done by the manufacturer.

Many aspects are treated in detail in the whole Prognostic Failure Model (PFM) methodology and the principle of lifetime calculation considering realistic mission profile that accounts for on/off phases standby phase and aircraft maintenance. For example, to express the TDDDB, the known reference acceleration factor, the temperature, electric field and device geometry acceleration factors can be determined separately. This is a rule of thumb that will give us the technology quality and resistance under a given degradation mechanism, considering the effective temperature. However, we have too much unknown parameters from the technology side, that are confusing the determination of an accurate lifetime value for a given device and functionality. That is why a sort of shortcut is implemented in order to simplify the lifetime extractions for all mechanisms that need to be selected in order of importance for memory application (DDR3L).

Consequently, we propose lifetime extractions based first on the selection of the mandatory elements required for an accurate analysis of reliability by predictive calculations applied to these recent technologies, *i.e.* based on 3D FinFETs 20nm down to 16nm. This can be categorized by numerical calculations of a minimum, typical and maximum reliability parameter extractions in states of dimensions, voltage, temperature that will be related in a first step to uncertainties arising from processing quality and technological spread in designing FF at such dimensions. Indeed, this architecture is often obtained by a simple shrink from previous CMOS nodes, as we do not know the full process flow. For example, in some CMOS products, TSMC has derived its 16nm FinFET (FF16) CMOS from the shrink of the previous 20nm node for Xilinx. That's why the presented results have the finality to be compared to the measurement steps (Fig. IV.3) within a simplified building block framework (similar to level 4) in order to validate the PFM approach which is becoming strongly complex with the large number of parameters and failure mechanisms (FEOL/BEOL) with the range of uncertainties extracted from the CA step. This explains why we can propose a 3-loop methodology that can be derived from PFM flow, where for step 1 in Fig. VI.2, these dimensional uncertainties can be straightly transferred to lifetime margins once one knows the nominal supply voltage (V_{DD}) and boost conditions in speed (V_{DDmax}) between core and IOs.




Figure VI.2: Schematics of the main steps involved in the Reliability determination of DDR3 (FF20) and FPGA (FF16) CMOS technology nodes.

Hence, this study is primarily devoted to the realization of step1 and step 2, according to the tasks previously cited above (work plan) in coordination to IRT results and the possible comparison later to measurements performed at IRT (step 3) under realistic temperature and cycles conditions. It is important to see that the Prognostic Failure Model (PFM) approach and lifetime determination for components requires this comparison step, which can bring good calculation accuracy through the temperature dependence and supply voltage acceleration.

3) Degradation mode monitoring

As the applications requiring zero failures like Aerospace, Vehicles, Implantable Medical devices, it is needed to take into account the reliability assurance of the future must be based on the transitioning from Time-To-Failure modeling to degradation modeling. The Gibbs free energy model presented in chapter IV is a method for reaching a lower potential and describing degradation physics. Because of Thermodynamic laws (First law of Energy Conservation, Second law of Entropy as description of disorder of isolated systems tends to increase with time. The Gibbs Potential report change in Enthalpy and change in Entropy, and so degradation will always lower the Gibbs Potential because all forces on electrons/atoms/molecules are derived from gradients [77]. Degradation models commonly used are power-law or exponential or logarithmic laws. As of concern of NBTI, this mechanism has been a persistent reliability concern for Silicon ICs since mid-1960s. A review of studies of various aspects of NBTI degradation have been reported by M.A. Alam et al. [78]. The Reaction–Diffusion (R–D) formulation of NBTI degradation, assumes that NBTI arises due to hole-assisted breaking of Si–H bonds at the Si/SiO₂. M.A. Alam discussion addresses a careful analysis of the absolute value of time-exponent n , and resolved that diffusion of H₂ molecule would consistently interpret experimental data regarding quasi-saturation, frequency-insensitive degradation and $n = 1/6$ exponent with “no-delay” measurements. Yet he considered too, “instead of absolute values of n , the groups of studies who focused on variation of n as a function of temperature (determined by standard delay-based measurement) reached an entirely different conclusion [79]: that the transport of H-specie is dispersive and most likely specie is H+(proton), not H₂”. The classic exponent of $n = 1/4$ is the signature of NBTI degradation based on wide variety of experimental results. But it is well-known that N_{IT} (the fraction of Si–H bonds broken at time t due to NBTI stress) generated during the stress phase of the degradation recovers as soon as the stress is removed: NBTI is a self-annealing process.

Considering, interface trap generation with stress time for different models of Hydrogen diffusion, the RD model summarizing interface trap generation in all the regimes of stress phase is shown in fig. VI.3 from [80] and also plotted the various cases of resulting power laws. The exact value of the slope depends on the underlying mechanism of Hydrogen flow inside oxide and the mechanism of reaction.




Figure VI.3: Interface trap generation with stress time for different models of Hydrogen diffusion.

In a paper published in Microelectronics Reliability journal in 2018, titled “Controversial issues in negative bias temperature instability” J.H. Stathis et al; [28] concluded different approaches to the fundamental study of NBTI naturally lead to different conclusions. *There is still no consensus on the basic physics of Negative Bias Temperature Instability. Two competing models, Reaction-Diffusion and Defect-Centric, currently vie for dominance. The differences appear fundamental: one model holds that NBTI is a diffusion-limited process and the other holds that it is reaction-limited. Basic issues of disagreement were summarized, and the main controversial aspects of each model were reviewed and contrasted.*

Broadly speaking, the critiques of these two models can be summarized thusly:

- (1) *While the Reaction Diffusion (RD) model can now very successfully describe a large variety of observed data over a broad set of experimental conditions, the validity of the underlying physical interpretation is questioned because the model parameters conflict with established literature on H in Si/SiO2 systems;*
- (2) *The Defect-Centric (DC) model has a strong basis in physics, supported by microscopic measurement of discrete defects, but until recently it has paid scant attention to interface state generation, and the ability to comprehensively describe NBTI stress data over a broad set of process and stress conditions is questioned.*

There is a need to be selective with respect to all degradation mechanisms (assumed here to be described by the constant failure rate mechanisms) that can be involved at the front end and back end. Generally, FEOL reliability requires mainly TDDB, BTI, HC and EM at first level of metallization (M1) but may also consider also cosmic rays (CR) through the gate reaching active channel and S/D regions. BEOL Reliability analysis generally focus on interconnect stacks looking to Electromigration (EM), stress migration/voiding (SM/SV), thermal mechanical stability, low K dielectric breakdown (TDDB) and chip/package interactions (CPI), while cross talk and Electro Magnetic Compatibility (EMC) can have also a net impact for a given packaging.

We focus in this present work on FEOL. Till now, only few works deals with interactions between degradation mechanisms, considering that each progressive degradation can be treated separately, leading to a direct simplification that the wearout issue of a system (MTTF) examined by a steady state failure rate (λ_{SS}) that can be considered as a generic failure rate λ_G for device "i" expressed as a function of its own acceleration factors (AF) depending on voltage, temperature, quality (variability) and active surface with:

$$\lambda_{SSi} = \lambda_G \cdot AF_V \cdot AF_T \cdot AF_Q \cdot AF_S \tag{Eq. V-6}$$

leading to the sum of a total failure rate $MTTF = 1/\lambda_{SS}$, with:

$$\lambda_{SS} = \pi_E \sum_{i=1}^N n_i \lambda_{SSi} \tag{Eq. II-7}$$

Where n_i is the quantity of device "i", N the total number of devices, π_E the environmental factors which can be related to mission profile (t_{on}/t_{off}). Our goal is to determine the component reliability regarding its generic reliability criterion based on a (simplified) generic structure extracted from the DDR3 and FPGA components.

a) *TDDB modeling*

Time-Dependent Dielectric Breakdown (TDDB) in dielectrics is one of the more important failure mechanisms for digital circuits as the scaling of metal-oxide-silicon field effect transistors (MOSFETs) is become a figure of merit for performance gain with miniaturization. For this reason, Physics-based models for TDDB and Physics of Failure (PoF) include many different approach through gate-oxide thinning with field-based models [81], current-based models [82], or a combination of field and current-based models [83], and as well, as a voltage power law acceleration model [84] [85] and multi vibration H release (MVHR) model [86].

The Prognostic Failure Model (PFM) development for TDDB study at FEOL is well organized taking into account the most important parameters that are primarily involved in lifetime determination and pointing out the difference between use condition and accelerated stress conditions. Good references are chosen throughout the historical TDDB modeling, giving a clear picture of the recent trends used for lifetime extrapolation. For practical use of TDDB calculation, the way by which slope Weibull plot (β) is obtained as well as the level of confidence at $t_{63\%} = \eta$ factor extracted from publication, can bring a certain level of accuracy depending on the used publications. The difficulty arises from the lack of recent publications on FinFET TDDB coming from foundries as TSMC, Intel, and Samsung. Even if the last published models are not referred as for example the clustering [87] and filamentary modeling [88] that leads to bi-modal distributions (β variation with T_{ox}), these recent modeling bring more accuracy for high level of percentile, non-Poisson area scaling. This is explained by non-uniform distribution of defects (deviating from Weibull statistics) between interfacial layer mode and bulk oxide behavior that result in a change of slope and related level of confidence through η factor variation, that leads to saturating behavior in AF_V influence. As we want accuracy towards small supply voltage condition, we can indeed remain on the E model for our subject of interests, especially for TDDB.

One focus is to determine the lifetime margin (TDDB) with typical, min and max values (that can be related to voltage conditions between derating and boost) we can indeed (as proposed by Prognostic Failure Model (PFM)) choose the most severe lifetime criterion as the E-model (thermochemical) which is most restrictive with respect to its direct acceleration with oxide field (exponential law), and is satisfactorily applied to low field and long term. The 1/E model is rather straightly related to the injected (gate tunneling) current at high field, and was historically used in thicker gate-oxide MOSFET ($T_{ox} > 5\text{nm}$), leading to a direct determination of t_{BD} in relation to the Anode Hole Injection (AHI) mechanism that puts the back-injected holes into the modeling (NMOS device).




Fig. VI.4 : Comparison of different TDDB acceleration modeling [89].

However, with T_{ox} thinning ($< 3.5\text{nm}$), the charge at breakdown (Q_{BD}) is strongly reduced due to direct tunneling leakage currents. That's why some works turned out to a direct voltage dependence either as an exponential law [90], [86], or a power law in gate-voltage [91] known as anode H release modeling. Therefore, one can indeed prefer the E model as it remains more restrictive for lifetime estimation in products, especially devoted to avionics and space.

Moreover, with the reduction of supply voltage, many results have shown that hard breakdown (HBD) from the gate-oxide field has a reduced probability to occur, and that when it may occur (coming also from a triggering of field spikes or to the correlation to other failure mechanisms as ESD, EM at first metallization level M1), this would first induce a soft breakdown (SBD) that can reach HBD, but it still maintains the functionality particularly in ring oscillator or digital cells, showing that the first breakdown event does not necessarily spell the immediate failure of the entire CMOS application [92].

This points out that HBD may be more closely related to BEOL reliability and the scaling challenges of thinning ILD for metallization with the use of the Low-K that has to be examined as a function of type of material (SiOCH) and its level of porosity, the mechanical weaknesses as cracking, delamination that lower the TDDB breakdown strength, and also the critical spacing rules for metallization M_x to M_{x+1} level. All these mechanisms with scaling can have stronger effect for failure analysis due to resistance variation with material quality (grain boundary, surface scattering, and increase of liner / Cu volume ratio).

That's a reason why HBD for FEOL and core using low supply voltage is not relevant applied directly to the device from M_0 , but rather applied to IO with larger supply voltage. In a way, the more we have on current, the more we meet dissipation process and hot spots that link us to FEOL reliability issues at the M1 level with ILD and Low-K that suffer from smaller critical field conditions to trigger eventually HBD to gate-drain overlap region of a biased device.




Fig.VI.5 : NMOS and PMOS TDDDB in 22nm FinFET shown as better improved with respect to 32nm that may be used for DDR3 [93]

An example can be obtained with the E-model in 22nm FinFET that can be used for DDR3, comparison following the exponential law in figure VI.5 a and b data given from INTEL [93].

In this case we can extract directly the exponential law parameter (equivalent to E-model) usually expressed as $exp(-\gamma E_{ox})$ if one wants to retain the restrictive evaluation criterion. The practical use is to plot the results expressed as a function of the stressing gate voltage V_{GS} , (as $E_{ox} = (V_G - \phi_{ms} - 2\phi_p)/E_{OT} \cong (V_G - V_{TH} + 0.2)/E_{OT}$ which shows the TTF_{BD} at low field is obtained as :

$$TTF_{BD} = A_i \cdot e^{-\gamma V_G} \cdot e^{-\frac{E_a}{kT}} \cdot e^{[Ln(-Ln(1-F))]/\beta} \quad \text{Eq. V-8}$$

$$\begin{aligned} \text{NMOS} \\ \gamma &= 34.5 \text{ V}^{-1} \\ E_{a,N} &= 0.6 \text{ eV} \end{aligned}$$

$$\begin{aligned} \text{PMOS:} \\ \gamma &= 32.8 \text{ V}^{-1} \\ E_{a,P} &= 0.6 \text{ eV} \end{aligned}$$

Where the last exponential factor is to mitigate the time to breakdown value by the distribution function. We find also the power law in V_G that can be useful but for different technology from FinFETs as in Bulk Si and standard CMOS components [91], [94].

b) HC modeling

HC modeling may be applied in an adapted way to FinFETs depending on the supply voltage range (V_{DDmin} , V_{DDmax}) and the chosen accelerated conditions (10% to 35% from V_{DD}) that can be observed from the last references on this topic [95], as

devices operate at Low voltage operation:

- $V_{DDmax} = 1.5V$ down, $V_{DDmin} = 1.28V$ for DDR3L core memory
- $V_{DDmax} = 0.9V$ down, $V_{DDmin} = 0.75V$ for FPGA core memory
- $V_{DDmax} = 2V$ for Output drivers for HP IO banks of the FPGA

As we depend on the accessible data of FF Reliability for 16nm and 20nm CMOS nodes, one can choose the voltage dependence, drain current dependence or both laws including the gate-length acceleration factor, when the data are available.

For the voltage condition of periphery NMOS devices with longer gate-length ($L_{eff} = 0.1\mu m$), common HC determination can be done as this corresponds to planar CMOS bulk with thin SiO₂ gate-oxide (1.5nm), neglecting the possible use of SiON in this stack. Then in this later, one may consider the standard HC lifetime as by using a Takeda plot [96] where this useful modeling links the dominant (permanent) degradation mechanism (here ΔN_{IT}) to the maximum lateral field (E_{Max}) with the measurement of Impact Ionization (II) rate, which is directly proportional to (I_{SUB}/I_{DS}) . This is generally done as a function of the stressing condition (which is maximum in the AC transient during operation for the DC/AC transfer function) corresponding to the maximum of HC rate ($V_{GS} \approx V_{DS}/2$). It results that the lifetime expressed as $\tau \cdot (I_{SUB}/W_G)$ is equivalent to $\tau \cdot \exp(A/(V_{DS} - V_{DSat}))$ where the most common approximation gives the simplified form as $\tau \cdot \exp(B/V_{DS})$, if one does not know the exact value of V_{TH} is saturation (including DIBL effects [97]). This modeling is referred as the Lucky Electron model (LEM) where if one can have the data of I_{SUB} and I_{DS} we have the classical relationship:

$$\frac{\tau \cdot I_{DS}}{W_G} = C_1 \cdot \left(\frac{I_{SUB}}{I_{DS}}\right)^{-m_1} \Leftrightarrow \frac{1}{\tau_{M_1}} = C'_1 \cdot \left(\frac{I_{DS}}{W_G}\right) \cdot \left(\frac{I_{SUB}}{I_{DS}}\right)^{-m_1} \quad \text{Eq. VII-9}$$

That we call Mode 1 (M_1) pour "high voltage" condition, i.e. $V_{DD} \geq 2.5V$ ($L_G = 0.25\mu m$). For voltage with $T_{ox} \geq 5nm$, i.e. with thick gate-oxide where charge trapping occurs. In medium T_{ox} thickness, high-field assisted charge detrapping modifies trapping efficiency and kinetics, while in thin to ultrathin insulators $T_{ox} < 3.2nm$ tunneling effects largely increase, modifying the classical HC scenario because of slow traps. We must use the M_2 modeling taking into account the electron-electron scattering (EES) [98] [99] for medium voltages, while in our case, we consider the low voltage modeling related to the multivibrational excitation of SiH bonds at the interface of the dielectric and silicon, as shown in Fig.VI.6 in Si bulk.

$$\frac{\tau \cdot I_{DS}^2}{W_G} = C_2 \cdot \left(\frac{I_{SUB}}{I_{DS}}\right)^{-m_2} \Leftrightarrow \frac{1}{\tau_{M_2}} = C'_2 \cdot \left(\frac{I_{DS}}{W_G}\right)^2 \cdot \left(\frac{I_{SUB}}{I_{DS}}\right)^{-m_2} \quad \text{Eq. V-10}$$

$$\frac{1}{\tau_{M_3}} = C'_3 \cdot \left[(V_{DS} - \hbar\omega)^{0.5} \cdot \left(\frac{I_{DS}}{W}\right)^{\frac{E_B}{\hbar\omega}} \cdot e^{\left(-\frac{E_{emi}}{kT}\right)}\right] = C'_3 \cdot \left[(V_{DS})^{a_3/2} \cdot \left(\frac{I_{DS}}{W}\right)^{a_3}\right] \cdot e^{\left(-\frac{E_{emi}}{kT}\right)} \quad \text{Eq. V-11}$$




Fig. VI.6: Mode M_3 in C_{40} under CC damage according to equ. VI.6 for a large set of data in PMOS and NMOS. The M_3 degradation dependence gives $a_3 = 9.4$ and 17.4 , with C_3 , $V_D = 7.5 \cdot 10^{-26}$ and $6 \cdot 10^{-45}$, respectively. Same lifetime criterion 10% ΔI_{DSat} FWD and various stressing V_{GD} that can be used for the long channel Peri COS standard from transistors in inter blocks (Fig from ref [99]).

To summarize the different parameter extraction for NMOS and PMOS under mode M3 with relation VI.4 to VI.6. We have put the needed values of the degradation modelling in Table II for the complete lifetime modelling based on degradation rate between mode M_1 and M_3 .

Degradation Modes	NMOS	PMOS
m ($m_1 = m_2$)	2.7	1.3
a₁	1	1
a₂	2.5	3
a₃	17 - 20	9 - 12
$E_{emi}(eV)$	0.22-0.26	0.22-0.26

Table VI.I: Summary of the parameter in the full lifetime modeling in Silicon bulk planar technologies as a function of VDD range and Thick to medium and ultra-thin gate-oxides [95].




Fig. VI.7: Low voltage HC lifetime as a function of the drive current (a) when the channel length is reduced (b) when the channel width is reduced. This can offer the basics of comparison for standard CMOS (Peri CMOS) of the DDR3L component.

One has to point out that a recent publication of HC damage in FinFETs [100] has shown that our low voltage modeling (M3) is clearly followed for 14nm n-FinFETs, with very similar process as HfO₂/TiN gate stack where n-FinFETs were fabricated by 14nm technology with a gate-last process with thermal (IL) oxide (SiO₂) with thickness of 1nm. The TiN layers were deposited by ALD as work function metal (WFM) layers. The sizes of the FinFET used in were $W = 154$ nm and $L_G = 60$ nm and 14 nm. The authors found a slope -23.4 (Fig VI.8a-d) for $L_G = 14$ nm ($W_G = 154$ nm) according to the low energy range for NMOS device lifetime in mode 3, where MVE is dominant.




Fig.VI.8: Up left, comparison of degradation kinetics between HC, PBT, and HC+PBT ($V_G > V_D$). Up right the lifetime vs. I_D dependence as a function of V_G . Down left, combined Lifetime plot in under M3 mode between EES [98] and MVE [95]. Down right Lifetime as a function of long channel and short channel showing the phonons number dependence. [100]

This graph (down, right) [100] will be used for low voltage HC for FF 16nm as well as for FinFET 20nm as the stressing voltage has been used down to $V_G = V_{DD} = 1.5V$, (DD3R) and $V_{DD} = 0.9V$ to $0.85V$ in FPGA as a function of I_{On} enabling the process constant extraction C_i required for lifetime modeling and extraction.

c) BTI Modeling

BTI degradation is most of the time analyzed in PMOS under negative gate-voltage (NBT) as this represents the worst issues in CMOS technologies compared to smaller damage under positive gate-voltage PBT.

Among several modified approaches, three models for BTI have historically been developed through technology scaling:

- The Reaction limited model with dispersive bond breaking energies [83] and uncoupled (hole) trapping that is [N] dependent from interface traps (ΔN_{IT}) [101] this later being sensitive to H2/D2 anneals
- The composite Reaction Diffusion (RD) modeling [80] [102]
- The Stochastic Reaction Diffusion (RD) model [95] improved with two stage model and triple well transitions [103] with volatile defects [104]

The general way is to simplify the approach by a level of damage for the threshold voltage related to a Lifetime defined at $\Delta V_{Th} = 50mV$ with the permanent and recoverable contributions. This corresponds to the static degradation mechanism under NBT accelerated by the vertical field (no channel carriers), meaning that NBT damage is involved with a permanent part and a recoverable part $\Delta V_{Th}(t_s) = \Delta V_{Th,P} + \Delta V_{Th,R}$. If we consider the Huard modeling for total damage, we have the permanent (ΔN_{IT}) and recoverable part (ΔN_{ot} hole trapping, and slow traps) as a function of time constant for capture and emission, stress and recovering time:

$$\Delta D_T = \Delta D_p + \Delta D_R \quad \text{Eq. V.12.a}$$

$$\Delta D_p = K_p \cdot V_G^a \cdot t_S^b \cdot e^{-\frac{E_{a,p}}{kT}} \quad \text{Eq. V.12.b}$$

$$\Delta D_R = K_R \cdot V_G^c \cdot \text{Ln} \left(1 + \frac{t_S \tau_e}{t_R \tau_c} \right) \cdot e^{-\frac{E_{a,R}}{kT}} \quad \text{Eq. V.12.c}$$

Grasser has a full (atomistic) description but a relatively similar dependence for the recoverable part expressed as [103] [104] $\Delta V_{Th}(t_s) = P + R$ with $R = R_0 / (1 + B \cdot (t_r / t_s)^\alpha)$.

Let us simplify the approach to the main role of the permanent damage that is involved at long term in order to determine the NBT impact by the use of the compact model. This can be first considered as a power law for $TTF \propto A \cdot V_G^{-m}$ or else similarly to the TDDB as following an exponential law $TTF \propto \exp(-B' \cdot E_{ox}) \propto \exp(-B \cdot V_G)$ with the usual thermal factor $\exp(-E_a/kT)$. If one considers the shift as the power law in $\Delta V_{TH} = A t_s^n$ ($n = 1/4$ for H^+ , $n = 1/6$ for H_2 , $n = 1/5$ as a typical value retained for a mix of both contribution), the pre-factor $A = \Delta V_{TH} \cdot t_s^{-n}$ can be normalized to the reached criterion $\Delta V_{TH} = 0.05V$ (or $\Delta I_{Dsat} = 10\%$), leading at $125^\circ C$ to:

$$TTF_{NBT} = A_i \cdot \left(\frac{\Delta}{0.05} \right)^{1/n} \cdot e^{-B \cdot V_G} \cdot e^{-\frac{E_a}{kT}} \quad \text{Eq. V.13}$$

with:

core	IO
$n = 0.16$ (core $\Delta V_{TH} = 50mV$)	$n = 0.15$ ($\Delta I_{Dsat} = 10\%$)
$A_i = 1.48 \cdot 10^8$, $B = 12$,	$A_i = 5.02 \cdot 10^7$, $B = 4.6$

With apparent activations:

$$E_a = 0.35 \text{ to } 0.25 \text{ eV (Si Bulk)}$$

$$E_a = 0.6 \text{ eV (FDSOI)}$$

$$E_a = 0.15 \text{ eV (FinFETs)}$$




Fig.VI.9: Device lifetime versus stress voltages and E_{ox} of 18 and 34 nm fin-width SOI FinFETs (blank symbols) as well as 5- and 10-nm fin-width body-tied FinFETs (filled symbols) at $125^\circ C$ substrate temperature. The gray symbol represents the body-tied FinFET with 0.2-V substrate bias. With minus substrate bias, the quasi-floated body effect is shown. [82]

Finally, many types of FinFET structures exist and rend the parameters very strongly technology dependent. Results from Lee [82]. Fig. VI.9 shows the device lifetime as a function of stress voltages and of 18 and 34 nm fin-width SOI FinFETs as well as 5 and 10nm fin-width body-tied FinFETs at 125° C substrate temperature. Both SOI and body-tied FinFETs show that the lifetime is more seriously degraded with a narrower fin. The slope of the predicted body-tied FinFET lifetime is steeper than that of the SOI FinFET. This implies that the body tied FinFET used in DDR3 is more robust to NBTI stress than is the SOI FinFET. A body-tied FinFET shows a smaller NBTI degradation that becomes more effective due to the presence of grounded substrate.

With the principle of Quasi-Static (QS) transfer [99], inverter waveform can be used in Fig.VI.10 to include the Off-mode phases as it represents a general form of digital operation. With the QS scheme, the results of previous sections have evidenced the high V_{DG} conditions required to observe Off mode degradation in contrast to CHC damage which needs smaller V_{DS} and much reduced V_{GD} in MOSFETs [105] [106]. Hence Off-mode damage can be included in the full modeling for digital operation. This is performed by completing the 3 mode On-state lifetime (τ_{ON}) developed here for NMOS and PMOS by the Off-state contributions (τ_{OFF}) in two phases $1/\tau_{OFF} = 1/\tau_{VG=0} + 1/\tau_{SubVT}$ useful for any pulse waveform shapes. Device lifetime extraction (τ) is then deduced for all stressing conditions by assuming that all degradation modes compete in parallel leading to a general device lifetime modeling expressed by:

$$R_{it} = \frac{1}{\tau} = \sum_i \frac{1}{\tau_{on,i}} + \sum_j \frac{1}{\tau_{OFF,j}} \quad \text{Eq. V.14}$$

$$\frac{1}{\tau_{ON}} = C_1 \cdot \left(\frac{I_{ds}}{W}\right)^{a_1} \cdot \left(\frac{I_{bs}}{I_{ds}}\right)^{m_1} + C_2 \cdot \left(\frac{I_{ds}}{W}\right)^{a_2} \cdot \left(\frac{I_{bs}}{I_{ds}}\right)^{m_2} + C_3 \cdot V_{DS}^{a_3/2} \cdot \left(\frac{I_{ds}}{W}\right)^{a_3} \cdot e^{-\frac{E_{emi}}{kT}} \quad \text{Eq. V.15.a}$$

$$\frac{1}{\tau_{OFF}} = C_4 \cdot \left(\frac{I_{Sub}}{W}\right)^{m_2} + C_5 \cdot \left(\frac{I_{ds}}{W}\right) \cdot \left(\frac{I_{Sub}}{I_{ds}}\right)^{m_3} \quad \text{Eq. V.15.b}$$

where C1 (SVE), C2 (EES) and C3 (MVE), C4(Off-state), C5(Sub- V_T) are all the subsequent constants determined in their respective dominant mode. This modeling has been validated for various T_{ox} = 5nm, 3.2nm and 1.7nm, under a large set of voltages conditions (VGS, VDS), temperatures and device geometries in both NMOSFET and IO PMOSFET.




Fig.VI.10: Inverter-like pulse waveform used for the DC-AC transfer of each accelerating degradation rates in three mode energy modeling devoted to core and IO CMOS nodes. The Off-mode phases are included both in NMOS and PMOS for the use of QS device lifetime extrapolation [99].

4) Risk analysis method applied to DDR3 – FF20 (Manufacturer A).

This Part copes with the memory analysis proposed by Manufacturer A for data storage as a SDRAM circuit processed on a 20nm FinFET (FF20) technology. The first section aims to determine the sensitive parameters that have an accelerating effect on Wearout and Failure modes. Section 2 will propose the extraction of a generic structure from CA (see Fig.VI.1 step 1B) at the front end while Section 3 concerns the lifetime determination using the chosen accelerated failure mechanisms (Fig.VI.1 Steps 2A-2B) according to the referred modeling from literature and the mission profile (MP) detailed in part 1. Finally, a strategy of data exploitation will be given in section 4 with respect to AC operation.

a) Section 1: Extraction of the sensitive Technology parameters

This technology is developed from recent FinFET 20nm and 16nm processing developments, but they have originally distinct application scheme. Thus, it is necessary to consider the main differences about the general application type of the mentioned component and extract the main parameters and operation conditions given by the manufacturer that are involved in the Wearout damage. That will offer the fundamentals parameters required for the lifetime modeling.

DD3R-FF20 General Temperature and Supply Voltage Characteristics

The DDR3 is a Synchronized dynamic random-access memory (DRAM) by an external clock so the central operation type is related to DRAM semiconductor memory functioning that can run at faster speeds than conventional DRAM. So the synchronization is done at double rate linked to the leading (CK) and falling edge (CK#) of the clock cycle, where this memory type is volatile which means that when once the power is removed, or a supply voltage brought by degraded metallization is fallen down, it loses all data.

The component DDR3 is referred from Manufacturer A and means part under analysis has a data rate referred as 1866 for a density of 4 Gb (4x1Gb) and the memory is in fact a DDR3L SDRAM with 256Mb x 16. The package contains 96 balls 8x14 mm FBGA.

The aimed applications are automotive market with temperature range $-40^{\circ}\text{C} \leq \text{TC} \leq 120^{\circ}\text{C}$ and for industrial (commercial) market with $\text{TC} = -40^{\circ}\text{C}$ to 95°C . TC is the maximum temperature measured at the center of the package. The junction temperature is given by the data sheet to be (Automotive) as [a 4Gb_DDR3L]:

T_{Junction} (°C)	SLOW	TYPICAL	FAST
Commercial	110	50	-40
Automotive	120	50	-40
Automotive UH	140	50	-40

The timing cycle time for SDRAM 1866 is $T_{AC} = 1.07\text{ns}$ with programmable CAS (READ) latency $\text{CL} = 13$ corresponding to a frequency $F_{AC} = 934 \text{ MHz}$.

The given supply voltages are $V_{nom} = 1.35\text{V}$ with $V_{DDmin} = 1.283\text{V}$ and $V_{DDmax} = 1.425\text{V}$ which is backward compatible to $V_{DD} = 1.5\text{V} \pm 75\text{mV}$ application with DDR3 SDRAM. The same supply voltages are supplied for internal logic (V_{DD}) and for the data bus IO pin drivers (V_{DDQ}).

This allows to extract the spice netlists for automotive constraints as [4Gb_DDR3L]:

LIB	Data rate	Process	Die Cap	V_{DD}	Temperature
*SLOW_1066_AAT	1066-1866 Mbps	Weak	Maximum	1.283 V	120°C
*TYP_1066_AAT	1066-1866 Mbps	Typical	Typical	1.350V	50°C
*FAST_1066_AAT	1066-1866 Mbps	Strong	Minimum	1.425V	-40°C

The main block to be considered is the memory arrays with sense amplifier and with IO gating with mask logics and column decoder. As we want to pick up a generic structure representative of DDR3 unitary cell, we first have to extract the main elements helped by CA of the double data rate synchronous RAMs (burst mode) which achieve high-speed operation.

DD3R-FF20 Structural Characteristics

The General way of operation of DRAM block to DRAM cell is illustrated in Fig.VI.11 where a row decoder selects the word line (WL) x_i of the row in which the addressed word (or cell) is located. The row decoder is also known as an x-decoder. A column decoder selects the bit line (BL) select line y_j of the column, in which the addressed word (or cell) is located. Address buffers connected to the address inputs drive the row and column decoders. A sense amplifier detects the contents of the selected cell via the complementary bit lines b_j and its complement, and data bus lines and its complement.




Fig. VI.11: Illustration of the DRAM block as a matrix of elementary cells and the potential charge interaction between storage capacitors and active transistor.

DRAM cell is generally fabricated with trench capacitors in planar technology but rather with stacked (3D) capacitors for higher density RAM. Here, DDR3-FF20 component is composed by an innovative three-dimensional cell structure such as trench and stacked which makes its realization possible with much higher density DRAM cells up to 4 Gb. Either trench or stacked structure, capacitance had to be boosted without increasing projected area (or even decreasing the area) with increasing DRAM density.

From CA report it is important to identify and distinguish the different element:

- Vertical capacitors are localized between M2 and Poly layers. Capacitor top electrodes contact each other to form a common top plate. This top plate is composed of Ti.
- Below this common top plate, vertical capacitors seem to have a doubled structure. They are formed by successive concentric tubes of SiTi top electrode (inner tube), ZrO dielectric, Ti intermediate electrode (intermediate tube), ZrO₂ dielectric, and Ti bottom electrode (outside tube). The intermediate electrode is connected to a single active area. A de-processing has been performed to confirm this doubled structure capacitor.
- Inside memory table, metal M1 cubes are used to connect capacitor intermediate electrodes to transistor active areas. Metal M1 cubes are made with W deposited on Co (W/Co).
- Dielectric ILD0 is a SiO single layer (SiO) supposed assimilated to SiO₂
- Poly layer is localized below capacitors. Poly lines are covered by two silicides (SiW on SiTi) and a SiNC cap. Inside memory table, the minimum (drawn) Poly length is measured at $L_G \approx 20\text{nm}$.
- Inside memory table, Poly cubes are used to connect capacitor intermediates electrodes to transistor active areas.
- Inside memory table, an unusual metal M0 layer is present below Poly layer. Metal M0 is made with W deposited on a bottom Ti barrier.

Generic DRAM cell for DDR3L-FF20

From the CA analysis, the DRAM cell exhibits a 3D structure with capacitance storage on top and 3D transistors at the bottom (Fig. VI.12) controlled by M0 lines which drive bit line (BL) on their drains, and Poly lines that drive word line (WL) on their gates. The example Fig. VI.11 gives a DRAM cell but here with trench capacitor storage. Beyond 50 nm only stacked-capacitor memories are manufactured. Hence, in our case, the capacitor seems to be a double-sided cylinder capacitor with a Ti top plate M2 electrode and a Ti bottom electrode to Poly gate. This has to be examined in detail as High-K dielectric (ZrO₂) is used in order to increase the stored charge capability.




Fig. VI.12: Analysis in DRAM cell structure. (a) The schematics of a DRAM cell with the storage capacitors (Capacitor SAC Bit line Word line Gate). (b) Equivalent circuit of the DRAM cell structure, (c) The sample structure and scheme of the DRAM structure [107].

Vertical storage capacity

In order to produce a dynamic random access memory 20 nm DRAM or less, the most important concern regarding operation is to reduce the leakage current degradation of the capacitor using high-k dielectrics eliminated by removing external impurities of boron and hydrogen without any change in the structure or materials of the capacitor. What seems to be clear is that the storage capacitor (Fig. VI.12).

2) exhibits a double-sided capacitor at that dimension. Stacked capacitor DRAMs are built from twin cells, meaning that two cells share the same bit line contacts. Trench-capacitor areas ($8 F^2/\text{bit}$) are therefore usually larger in area than stacked-capacitor cells ($6 F^2/\text{bit}$), with F being the half pitch (in our case $F = 21 \text{ nm}$). Because of the use of vertical pillar transistors (VPT) (drain stacked on top of source Fig. VI.12, separated by the channel length) a single memory cell area is expected to reduce to $4 F^2/\text{bit}$.




Fig. VI.13: Double-sided charge capacitor referred as crown capacitor for DRAM cells [[108] source Vreugdenhil; ASML semiconductors]

We show in Fig.VI.13 an example which was used (in 2013) in a 25nm DRAM technology [108].This capacitor represents a capacitance value of 17 fF, which is built from two cylinders. The inner and outer cylinder represent respectively 6 fF and 11 fF of storage capacitance. This tri-layer High-K dielectric ZAZ (Fig. 4) has been processed as a stack of Zirconium - Aluminum - Zirconium oxides giving a thickness t_d of around 9 nm. We have the same kind of structure cell in DDR3, excepted that only one material is used for the High-K.

From CA extraction there is only a single dielectric material $ZrO(2)$ identified as the High-K dielectric:

- we have a height $H= 882\text{nm}$ and Si mesh of height $h= 615\text{nm}$
- inner coax tube is in SiTi
- High-K in ZrO_2 with dielectric constant $\epsilon_R= 40$ (to 45) for $T_{ox}= 6$ (to 9nm), respectively

This simplifies the structure in DDR3L as:

- the inner coax Si/Ti with thickness 18.42nm (first diameter= $2R_1$)
- the successive tubes of $\text{ZrO} / \text{Ti} / \text{ZrO}$ with thicknesses 6.14nm / 6.14 nm / 6.70nm
- the inner electrode and the outside electrode are connected to the common top plate.




Fig. VI.14: Schematics of the double-sided capacitor for DDR3 – FF20.

This tubular cell capacitance is known as much more robust in terms of process variability. One disadvantage of the cell is its larger capacitor area, but its aspect ratio is 3.5 times smaller, allowing faster DRAM operation. This crown capacitor cell is used since 2015 for the 20 nm node DRAM cell in DDR3 and DDR3L.

For our HK thickness range, the dielectric constant of zirconium oxide (ZrO_2) is around 45 to 35 depending on its amorphous phase, or between 30 and 20 as a crystalline phase when it is mixed as in ZAZ. Below a thickness of 5 nm its value dramatically reduces with thickness. CA gives a 6.1nm to 6.7nm thickness. We will choose a medium value $\epsilon_R = 40$.

The cylinder capacitance is $C = 2\pi \cdot \epsilon_0 \cdot \epsilon_R \cdot H / \ln(R_2/R_1)$ taking into account $\epsilon_R = 40$, the height H and R_1 and $R_2 = 15.3$ nm measured from the CA. This gives $C_1 = 1.96 \text{ fF}$ for the inner capacitance. For the outer capacitance we have $C_2 = 7.23 \text{ fF}$. Then, for the double charge (parallel) capacitance, we have: $C_{tot} = 9.19 \text{ fF}$.

The bottom of the storage capacitor is connected to the cell transistors thanks to M1 cubes. One observe ILD1 in SiO_2 , M1 level with WCo, then silicide and Poly/SiO then M0/Gate Oxide and active + STI in the shape as "Saddle FinFET". This means that the 3D FF has been rotated by 180° giving an inverse gate control with respect to the Fin oriented between S/D.

3D cell analysis of DDR3L

In the DDR3L mode of operation, DDR3 bus rates is given at 1.5GHz (800–1600MHz) at a maximum of 1.5V. The bandwidth of DDR3 is doubled compared to DDR2, with no major speed change of the DRAM core, i.e. the memory cell array. To achieve this double bandwidth, DDR3 uses a prefetch of eight words instead of a four-word prefetch for DDR2. This means that for every single read or write operation, a total of eight words are accessed in parallel (shown by the parallel Fins) in the DRAM core to enable the high data rate at the interface.

Thanks to CA study, the 3D core cell has been identified showing that this technology uses FinFETs with Buried Word Line. The active in the cell matrix area is disorientated of 30° shift vs. Bit Line and Word Line. Each active block is isolated from the adjacent one with STI oxide.

On each active island, two Buried Word Lines are observed, two capacitor contacts and a single central Bit Line contact. Pictures as shown in the schematic Fig. VI.15.




Fig.VI.15: Schematics of the cell structure synthesis obtained from TEM lamella axis [Report RCA_0123] showing the double sided capacitors and paired transistors connected to WL and WL+1.

With decreasing DRAM cell size, a recessed channel array transistor (RCAT) has been proposed to overcome the short channel effect (SCE) of conventional MOSFETs with planar channels. To use the fabrication process simplicity of planar cell array transistor, a vertical transistor, RCAT structure was given in stack capacitor cells. The basic concept of the RCAT is to increase the effective length (L_{eff}) by recessing the channel from silicon surface. So, channel doping density can be reduced, thereby reducing S/D resistance of memory cell transistor, and enhancing carrier mobility, in addition to the main advantage of reduced leakage.

Although the recessed channel of RCAT has improved short channel effect (SCE), RCAT suffers from low driving current and V_{TH} sensitivity due to the shape of the bottom corner of the recessed channel [107]. To solve these problems, a saddle FinFET (S-FinFET) has been proposed with a tri-gate that wraps both the recessed channel surface and the side surface [109], [110] as shown Fig. VI.16. S-FinFET not only exhibits excellent short channel effect characteristics, but also maintains excellent subthreshold swing (SS), high Ion, and nearly constant V_{TH} .




Fig.VI.16: (a) 3D schematic of Pi-FinFET; (b) Cross-sectional view across the gate; (c) Cross-sectional view of the thin body.

The gate wraps three surfaces of the recessed channel, similarly to a FinFET. The buried insulator material is used with SiO_2 below the storage node. The buried insulator is penetrated from the shallow trench isolation (STI) region. X_j of the

source/drain (S/D) is located 112 nm from the top surface of the S/D region with a Gaussian profile. The peak concentration of the Gaussian S/D doping profile is $1.5 \cdot 10^{20} \text{ cm}^{-3}$, the uniform body doping concentration is $5 \cdot 10^{17} \text{ cm}^{-3}$. [109].

Extraction of the Generic structure for DDR3L

The complete analysis of the SDRAM array shows that the full cell matrix is very complex in design and processing at that level of integration and memory density. A lot of uncertainties still remain although the CA study has brought a lot of improvements and helps in determination of the nature of materials and dimensions. This leads us to simplify the approach to a generic (simpler) digital cell based on the CA dimensioning. As the objective is to consider a generic structural device at which a Reliability methodology can be applied, leading to the determination of an "intrinsic reliability" examination with failure rate λ_G , we shall consider that the cell is composed by paired N-channel transistor very similar to FinFETs wrapped around the Recessed channel, with buried WL connected to the gates of the FinFETs and BL connected to the (common) drain to reach the required drivability of the cell.




Fig.VI.17: Equivalent 3D cylindrical stacked memory cell in 22nm DRAM technology proposed here for DDR3L SDRAM and extractions of 3D FinFET (DRAM) and planar (Peri) CMOS [108].

Fig.VI.17 shows a schematics of matrix 3D cell of the DRAM with paired transistors and double-sided cylindrical (coax) capacitors (22nm node). In periphery CMOS region (interface area) we have inter-block area between M1 in inter block and M0 in memory cells, with standard planar transistors (isolated by STI) with poly gates and thicker gate oxide ($T_{ox} = 2.8\text{nm}$).

Consequently, we propose that for DDR3L, the generic structures can be chosen as a memory point composed of N-channel FinFET with its advanced processing (RCAT, recessed channel, saddle FinFET) and storage capacitance, and the other case of standard planar transistors. This will provide two points of examinations:

- One with very short channel representing the worst-case reliability with respect to FEOL at the length of the technology node (T_{op} part $L_{eff} = 16\text{nm}$).
- Another one with relaxed design rules for Periphery CMOS with planar process (poly gate and STI isolation) at longer device length ($L_{eff} = 102\text{nm}$).

The CA study parameters can be summarized in the table below with a summary of the physical process parameters obtained for memory cell and peri standard CMOS:

Device type	WxL drawn	L_{nom}	L_{eff}	$T_{ox} = EOT$	V_{DD} (V) min/ Typ. / Max
FinFET in SDRAM (3D)	33x37nm	20nm	16nm	2.8nm	1.283 / 1.35 / 1.425 (1.5V)

Std Peri CMOS (Planar)	NA	130nm	102nm	1.5nm	1.283 / 1.35 / 1.425 (1.5V)
------------------------	----	--------------	--------------	-------	------------------------------------

Note that for the FinFET, we can check the rule in width where $W_{eff} = 2 H_{Fin} + W_{Fin}$ to determine the effective channel width with respect to the drawn width, and if we do observe multi Fins in parallel into the pictures, one have to account for an effective width as $W_{eff} = [2 H_{Fin} + W_{Fin}] \cdot N_{Fin}$ that would give for a supposed $H_{Fin} = 50nm$:

$$W_{eff} = [2 \cdot 50nm + 33nm] = 133nm \text{ per fin.}$$

Reliability study for DD3RL

We study in this section the SDRAM Reliability under the worst case of aging, that we analyze through the Reliability under TDDB, HC and NBTI in a first step and the CA reports about that device. We have to use the FinFET dimensions for DRAM cell at nominal L_{nom} and a single effective W_{eff} , i.e. for one Fin width, extracted from the DPA for core N-channel FinFET of the memory cell.

TDDB Reliability

The TDDB Reliability of the core cell can be determined by the 22nm results from the literature on similar FinFET from other foundries (INTEL) where the dimensions are very close to DDR3 dimensions [93] (fin Height $H \sim 34nm$, the fin width $W_{si} \sim 8nm$, the gate length is drawn at 30nm, and gate pitch 90nm, HKMG stack). Ramey indicates that the threshold voltage of FF is $V_{TH} = V_{TH}(\text{planar}) - 0.1V$ in that case. The TDDB modeling is done by the E-model which is the most restrictive. The exponential dependence gives the following parameter usually required for TDDB, but the lack of a reference area (A_G) and TDDB distribution in the published results [93] avoids the AF_{AG} factor evaluation. As we know the area scaling relationship if one knows the beta value of the distribution giving:

$$TTF_{BD1} / TTF_{BD2} = \left(A_{G2} / A_{G1} \right)^{1/\beta} \quad \text{Eq. V.16}$$

where the Weibull parameter β , range from 1.1 to 1.7.

So with this assumption, we found that using for DDR3 FF with $L_G = 20nm$ at typical 1.35V and maximum 1.5V operation, the direct extrapolation from the results Fig.VI.4 give: $TTF_{BD} \propto A_i \cdot \exp(-\gamma \mathcal{N}_G) \cdot \exp(-E_a/kT)$.

$\tau_{TDDB} \propto \exp(-\gamma E)$ model	NMOS	PMOS
$V_{DD} = 1.35 \text{ V}$	$5.22 \cdot 10^9 \text{ s} = 165 \text{ years}$	$6.65 \cdot 10^{11} \text{ s} = 2.1 \cdot 10^4 \text{ years}$
$V_{DD} = 1.5 \text{ V}$	$2.58 \cdot 10^7 \text{ s} = 0.81 \text{ years}$	$4.21 \cdot 10^{10} = 1.33 \cdot 10^3 \text{ years}$

This shows (with the afore mentioned assumption) that the DDR3 at typical value of 1.35V is well above the lifetime criterion for PMOS with no TDDB sensitivity, but the NMOS exhibits a larger acceleration factor with V_{DD} that puts the boost condition at $V_{DDmax} = 1.5V$ the most sensitive factor with respect to TDDB.

HC Reliability

As stated before, the difficulty in extrapolation lifetime data is that we don't know yet the process dependent constant value C_i which differs from batch to batch and from silicon bulk to FinFET CMOS node. What can be done first, is to determine the lifetime value from I_{On} performance from the single transistor or from a block of (idealized) identical geometry as because I_{On}

current per device is much smaller in this FF 20nm process, that has to be analyzed for its typical nominal supply voltage $V_{DD} = 1.35V$ and (a) for EOT= 2.8 nm and for (b) $L_G = 130nm$ ($L_{eff} = 102nm$) for EOT= 1.5nm.

(a) Short channel $L_G = 20nm$ from the memory point

A first direct evaluation could be done by considering the average current delivered by the memory block DDR3 – 1866 giving 12mA / 16 banks = 750µA per bank as row addressing denoted by A[n:0] is for 4Gb: n = 14 (x16).

This leads to a level of nominal current at $I_{On} = 750\mu A/\mu m$ for lifetime calculation (Fig. VI.7) as $\tau_{HC} = C_i (V_{DS}^{0.5} \cdot I_{DS})^{-24.3}$ which provides the relationship for C_i calculation This may be related directly to the experimental lifetime plot of the (close) 14nm FF node giving a DC lifetime [100] as a function of :

$$I_{On} (\mu A/\mu m) = I_{DSat} (V_{DD}, V_{DD}) / W_{eff} \tag{Eq. V.17}$$

This makes the nominal I_{On} as the reference value giving $I_{DS} = 99.75 \mu A \cong 100 \mu A$. Due to the quadratic dependence on $(V_{GS} - V_{TH})^2$, the value of $I_{DS}(V_{DD2})$ can be obtained assuming identical V_{TH} increasing V_{DS} (with negligible Drain Induced Barrier Lowering effect if V_{DD} is increased by 150mV) as:

$$I_{DSat1}(V_{DD1}) / I_{DSat2} (V_{DD2}) = (V_{DD1}-V_{TH1})^2 / (V_{DD2}-V_{TH2})^2 \approx (V_{DD1}/V_{DD2})^2, \text{ giving :}$$

$$I_{DSat2} \approx I_{DSat1} (V_{DD1}) (V_{DD2}/V_{DD1})^2 = 1.291 I_{DSat1} (V_{DD1})$$

thus leading to a 30% increase,

$W_{eff} = 0.133 \mu m$ per fin $I_{On} = 750\mu A/\mu m, V_{DD1} = 1.35V$	$I_{DSat} (V_{DD}) \cdot V_{DD}^{0.5}$	Lifetime (s)
$I_{DSat1} = 100 \mu A, V_{DD1} = 1.35V$	$1.16 \cdot 10^{-4}$	$1.33 \cdot 10^{17}$
$I_{DSat2} = 129\mu A, V_{DD2} = 1.50 V$	$1.58 \cdot 10^{-4}$	$3.24 \cdot 10^{14}$

This very large lifetime value for DC serves indicates that the HC do not seem to be an issue at such low voltage and small dimensions.

If now one considers two and four fins width in parallel for example in an inverter, results will be quickly changed but the power law as $I_{On} (1 Fin) \Rightarrow I_{DSat} = I_{On} \cdot W_{eff} \cdot N_{Fin}$ translate the results with respect to the x-coordinate:

$W_{eff} = 0.133 \mu m, \text{ Inverter x2Fins}$ $I_{On} = 750\mu A/\mu m, V_{DD1} = 1.35V$	$I_{DSat} (V_{DD}) \cdot V_{DD}^{0.5}$	Lifetime (s)
$I_{DSat1} = 200 \mu A, V_{DD1} = 1.35V$	$2.320 \cdot 10^{-4}$	$1.46 \cdot 10^{11}$
$I_{DSat2} = 258\mu A, V_{DD2} = 1.50 V$	$3.159 \cdot 10^{-4}$	$2.662 \cdot 10^8$

$W_{eff} = 0.133 \mu m, \text{ Inverter x4 Fins}$ $I_{On} = 750\mu A/\mu m, V_{DD1} = 1.35V$	$I_{DSat} (V_{DD}) \times V_{DD}^{0.5}$	Lifetime (s)
$I_{DSat1} = 400 \mu A, V_{DD1} = 1.35V$	$4.647 \cdot 10^{-4}$	$1.03 \cdot 10^5$
$I_{DSat2} = 516 \mu A, V_{DD2} = 1.50 V$	$6.319 \cdot 10^{-4}$	$2.46 \cdot 10^2$




Fig.VI.18: Summary of the HC (DC) Lifetime in DDR3 as a function of the number of Fins for NMOS inverter side for equivalent N-channel FinFET transistor.

Then it is clear that the FF 20nm technology is limited in the number of Fin for the current drivability optimization as the lifetime strongly decreases as a function of 2 Fins per device for $V_{DD}=1.5V$ (< 10 years) and for both supply voltage if one put 4 Fins in parallel.

As these last cases would correspond to the case of a digital inverter it can be translated to the real AC operation condition, taking into account the time for pull-up (and pull down) of the equivalent stage as a function of Fan Out (FO).




Fig. VI.19: (a) CMOS inverter operation schematics as a function of V_{In} , V_{Out} and its load capacitance CL (b) Signals applied to the inverter $V_{Out} = f(V_{In})$ related to the distinct bias region where HC to CC are involved (i) for NMOS transistor where $V_{IN} = V_{GS,N}$ and $V_{OUT} = V_{DS,N}$ while (ii) for PMOS transistor where we have $V_{GS,P} = V_{IN} - V_{DD}$ et $V_{DS,P} = V_{OUT} - V_{DD}$ due to the inverted potential reference for the PMOS source with $V_{S,P} = V_B = V_{DD}$. [111]




Fig. VI.20: Function age defined as $Age(t) = t_s / \tau$ in $40nm$ NMOS inverter as a function of $FO= 1$ to 16 (a) For $t_r= 500ps$ (b) for $t_r= 100ps$ (c) NAF, PAF (Full, red) vs. t_r with FO variable in core inverters showing a NAF (and PAF) fall down with t_r . [111]

M3 mode effect is enhanced during the transient through the Age increase when t_r is reduced from $500ps$ to $100ps$. A similar AC behavior has been demonstrated in PMOSFETs [111] as both CHC N- and P- MOSFETs worst-case degradation has moved to the high V_{GD} region. This transfer to our AC condition allows to define HC design guidelines due to the assignments of main degradation in M2 to M3 modes, that can be merged to M3 only for low voltage operation. The reduction of NAF (PAF) factors which are defined here as a function of AC-DC time factors $NAF = NTF \cdot f_{AC}$ with $NTF = x_n / (f_{AC} \cdot t_r)$ where x_n is the proportion of the CHC to CCC damage in the rising transient, i.e. with $T_{hot,n} = t_r / x_n$ and $T_{hot,p} = t_f / x_p$ with the corresponding relationships looking at Fig. VI.19b:

$$TF = \frac{T_{AC}}{T_{Hot}} = \frac{1}{f_{AC} \left(\frac{t_r \cdot f}{x_{N,P}} \right)} \Leftrightarrow NTF = \frac{x_N}{f_{AC} \cdot t_r} \text{ and } PTF = \frac{x_P}{f_{AC} \cdot t_r} \quad \text{Eq. V.18.a}$$

$$T_{Hot}(NMOS) = \frac{t_r}{x_N} \text{ and } T_{Hot}(PMOS) = \frac{t_r}{x_P} \quad \text{Eq. V.19.b}$$

which are defined at shorter $t_{r,f}$ and larger Fan Out (FO), in relation to the larger impact of M3 mode showing a trade-off to optimize between frequency f_{AC} , t_r , t_f and the FO.

We can simply M3 duration to the input signal time between V_{TH} and $0.9 \cdot V_{DD}$ over x factor that can be obtained as for $FO= 1$ we have $t_{r,f} = 0.03 \cdot T_{AC} = 32 ps$, in order to be closer to real AC stressing configurations at the device level. Then the effective (M3) damaging mode could be simplified to $0.9 \cdot t_{r,f} / 2$ duration enables to calculate the NTF (DC-AC) factor giving:

$$NTF = 1.07ns / (0.9 \cdot 32ps / 2) = 74.30 \cong 75 \quad \text{for typical estimate}$$

This consequently relax the AC lifetime for 2 Fins case, at $V_{DD}= 1.5V$ which becomes higher than the lifetime criterion (10 years) as we may apply:

$$\tau_{AC} = NTF \cdot \tau_{DC}$$

But the 4 Fins case remains below the 10 years lifetime criterion independently of V_{DD} .

(b) Long channel LG = 130 nm from standard Peri CMOS

Same approach is applied to DC lifetime evaluation in $L_G= 130nm$ ($L_{eff}= 102nm$, with thinner gate oxide $EOT = 1.5nm$) that can be considered as a "long channel" behavior with respect to the one with $L_{eff}= 16nm$ if we know the current value.

In that case the Lifetime slope exponent Fig. VI.8 reduces to -20 till -17.9 [100] but would deviate from the M3 mode due to long channel dependence and smaller HC damage, even for this thin EOT. Then, as we do not know neither I_{On} ($\mu A/\mu m$) nor channel width for the Peri CMOS, we can apply a standard Lifetime technique coming from the classical HC in order to include the accelerating L_G dependence which is sensitive for that Long channel case, as well as for IO devices which operates at higher voltages.

Indeed assuming a time power law for the reduction of the I_{On} current ($\Delta I_{DSat} = 10\% FWD = \Delta$) the normalized failure criterion follows $\Delta I_{DSat} = A t_s^n$ where exponent $n = 0.4$, we can express the Lifetime :

$$\tau_{HC, Long} = C_i (\Delta / 0.1)^{1/n} \cdot L_G^m \cdot \exp(B(1/V_{DS} - 1/V_{DD}))$$

Calculated for $L_G = 130nm$, $m = 10.7$, $C_i = 1.81 \cdot 10^5 \text{ years} = 5.708 \cdot 10^{12} \text{ s}$, $B = 80$ (Long channel), $V_{DD} = 1.35V$ (Typical) to maximum $V_{DS} = 1.5V$, giving :

$$\tau_{HC} = \mathbf{5.03 \text{ years}} \text{ in DC}$$

As a consequence, the pull-up of a block (device) designed with the FF 20nm DDR3 would result in an AC lifetime at :

$$\tau_{AC} = NTF \cdot \tau_{DC} = 75 \cdot 5.03 \text{ years} = \mathbf{377 \text{ years (AC)}}$$

This shows that with a lot of assumptions, the standard lifetime (AC) value might satisfy in any case the 10 years lifetime for inter block standard NMOS transistor of the SDRAM cell at $V_{DD} = 1.35V$ to $1.5V$ (Typical to maximum value). With the same assumed frequency for operation and shape of the pulse for $FO = 1$, this leads to AC lifetime for $L_G = 130nm$ at $1.35V$, $\tau_{HC} = 377 \text{ years}$ in AC ($\Delta I_{DSat} = 10\%$).

NBT Reliability

Very few results show quantitative TTF under NBT mode for FinFETs. Most of results are on SOI FinFETs. As we have body-tied FinFETs for DDR3 component, we can use the acceleration modeling presented in section B.3 (Fig. VI.8) with the normalization trick with respect to the lifetime criterion ($\Delta V_{TH} = 50mV$). Using eq. VI.9:

$$TTF_{NBT} = A_i \cdot \left(\frac{\Delta}{0.05}\right)^{1/n} \cdot e^{-B \cdot V_G} \cdot e^{-\frac{E_a}{kT}} \quad \text{Eq. V.20}$$

with:

<p>core</p> <p>$n = 0.16$ (core $\Delta V_{TH} = 50mV$)</p> <p>$A_i = 1.48 \cdot 10^8$, $B = 12$,</p>	<p>IO</p> <p>$n = 0.15$ ($\Delta I_{DSat} = 10\%$)</p> <p>$A_i = 5.02 \cdot 10^7$, $B = 4.6$</p>
---	--

With apparent activations:

$$\begin{aligned} E_a &= 0.25 \text{ to } 0.35 \text{ eV (Si Bulk)} \\ E_a &= 0.55 \text{ to } 0.65 \text{ eV (FDSOI)} \\ E_a &= 0.15 \text{ to } 0.20 \text{ eV (FinFETs)} \end{aligned}$$

We have supposed from CA that the width of a single FF is 10nm leading to $W_{eff} = [2 \cdot H_{Fin} + W_{Fin}]$ effective width: $W_{eff}(\text{per Fin}) = [2 \times 45 + 10] = 100 \text{ nm}$.

Results of [82] do not exhibit NBTI issue ($T = 125^\circ C$) as the extrapolated lifetime for FinFET (Bodie-Tie) per Fin width shows for:

$$\begin{aligned} \text{For } W_{eff} = 5nm \text{ } V_{DD} = 1.35V & \Rightarrow \tau_{NBT} = 2 \cdot 10^{10} s = 634 \text{ years} \\ \text{For } W_{eff} = 5nm \text{ } V_{DD} = 1.5V & \Rightarrow \tau_{NBT} = 4 \cdot 10^9 s = 126 \text{ years} \\ \text{For } W_{eff} = 10nm & \Rightarrow \tau_{NBT} > 2 \cdot 10^{10} s \text{ independently of } V_{DD} (1.5V \text{ or } 1.35V) \end{aligned}$$

This arises from the much smaller vertical field condition for the DDR3 FF 20nm as we have

$$E_{ox} \cong V_{DDmax} / EOT = 1.5 / 2.8 \cdot 10^{-7} = 5.35 \text{ MV/cm}$$

down the minimum value giving

$$E_{ox} \cong V_{DDmin}/EOT = 1.35/2.8 \cdot 10^{-7} = 4.8 \text{ MV/cm}$$

In conclusion, from the investigations shown, we have shown that DDR3 does not exhibit large damage acceleration factor for the typical $V_{DD} = 1.35V$ operation if one bases the calculation of a single FinFET with one Fin. For all three damage mechanisms no issue is found neither about HC, TDDB nor NBTI at that (knowledge) of right design margin and accessible technological parameters at the minimum length and effective width (16nm, 133nm).

The transfer from typical $V_{DD} = 1.35V$ to $V_{DDmax} = 1.5V$ shows an increased sensitivity to TDDB in that geometry of NMOS FinFETs where the lifetime is reduced to 0.81 year.

Moreover, the design of a digital cell emphasizes that the number of Fins has to be limited (with that current analysis of CA results) to a number of 2, as the increase at $V_{DDmax} = 1.5V$ (corresponding to the boost condition) makes appear a HC sensitivity for 2 Fins and more largely for 4 Fins, where the HC criterion is not fulfilled anymore for any (manufacturer) supply voltage conditions down to $V_{DD} = 1.35V$ (Typical value).

In conclusion we have shortly described our work devoted to a quick analysis in the context of the Prognostic Failure Model (PFM) methodology. We have projected a simplified framework analysis.

The much larger effects have been observed in the HC voltage at low voltage as it is a current driven phenomenon. Hence the effective width per Fin and the number of Fins exhibits a threshold (x4) as it has a strong impact on HC device to cell Lifetime value between 1.35V and the boost condition of 1.5V in the DDR3 component [106], [112]. The HC issue is shifted as a larger number of Fins (x6) in FPGA by the reduced supply voltage between 0.9V and 0.85V from the high performance to typical operating condition.

With respect to classical TDDB and NBTI behaviors, the only analyzed results from the literature do not evidence a large Lifetime reduction through these failure mechanisms as we are at much lower oxide fields. Accent has also been pointed out by the width dependence and the larger difference between the accelerating range and the field for usage. This is explained by the low voltage in the use condition, particularly for FPGA in the range 0.9V to 0.85V and the enlarged oxide field condition from the accelerated (stressing) voltage range. for SDRAM for 1.35V up to 1.5V.

III. AEROSPACE ELECTRONICS RELIABILITY: PRACTICAL APPLICATION OF MTOL.

We present a method for predicting the failure rate, and thus the reliability of an electronic system by summing the failure rate of each known failure mechanism. We use a competing acceleration factor methodology by combining the physics of failure for each mechanism with their effects as observed by High/Low temperature and High/Low voltage stresses. Our method assumes that lifetime of each of its failure mechanisms follows constant rate distribution and each mechanism is independently accelerated by the stress factors, which include also frequency, current, and other factors that can be entered into a reliability model. The overall failure rate also follows an exponential distribution and is described in the standard FIT (Failure unit or Failure in Time). The method combines mathematical models for known failure mechanism and solves them simultaneously at a multiplicity of accelerated life tests to find a consistent set of weighting factors for each mechanism. The result of solving the system of equations is a more accurate and a unique combination for each system model by proportional summation of each of the contributing failure mechanisms.

To this day, the users of our most sophisticated electronic systems that include opto-electronic, photonic, MEMS device, etc. are expected to rely on a simple reliability value (FIT) published by the supplier. The FIT is determined today in the product qualification process by use of High-Temperature Overstress Life (HTOL) or other tests, depending on the product. The manufacturer reports a zero-failure result from the given conditions of the single-point test and uses a single-mechanism model to fit an expected MTTF at the operator's use conditions. The zero-failure qualification is well known as a very expensive exercise that provides nearly no useful information. As a result, designers often rely on HALT testing and on handbooks such as Fides, Telcordia or Mil Handbook 217 to estimate the failure rate of their products, knowing full well that these approaches act as guidelines rather than as a reliable prediction tool. Furthermore, with zero failure required for the "pass" criterion as well as the poor correlation of expensive HTOL data to test and field failures, there is no communication for the designers to utilize this knowledge in order to build in reliability or to trade it off with performance. Prediction is not really the goal of these tests, however current practice is to assign an expected failure rate, FIT, based only on this test even if the presumed acceleration factor is not correct.

This paradigm seems unfortunate since the manufacturers of our electronic equipment actually put a great deal of effort and spend so much money and excellent personnel resources to learn and study each failure mechanism. Today's approach to reliability takes the intimate knowledge of the failure mechanisms and then not communicate this knowledge downstream to the users, usually for fear that perhaps the models or the probabilistic interpretation will not be realized. Hence, known and already characterized mechanisms that could lead to failure are left out of the communication. This leaves the final, sterilized, qualification test as the only available assessment on which the user can rely. Everyone recognizes that the resulting calculation is far from being a reliable value to predict anything about the life. Worse than that, it makes a joke of the reliability prediction process and has led to confusion at all levels. It also makes a joke of the very excellent and hard work of the reliability engineers who evaluate the failure probabilities and the underlying physics.

New emerging methods of reliability prediction, including Probabilistic Design for Reliability, Physics of Failure, No-MTBF and other tools are being developed. These methods take many variables into consideration and look at the failure distribution as well as multiple mechanisms and their interactions. There are new campaigns, and calls to throw away the handbooks, all of them, without at least appreciating the theoretical underpinnings that may still be valid. Then we are left with the other debate of making deterministic assessments versus probabilistic models for reliability. However, without the proper communication between manufacturer and user, we again ask the question if making predictions for reliability is possible when models are used in disconnection from the actual products.

Here, we address the pros and cons of various predictive approaches using the common language of Failure in Time or Failure unIT (FIT). We will evaluate the goal of finding MTBF and evaluate the wisdom of various approaches to reliability prediction. Our goal is reliability prediction based on the system environment including space, military and commercial. It is our intent to show that the era of confidence in reliability prediction has arrived and that we can, in fact, make reasonable reliability predictions. There is a major value of having consistent reliability metrics and offer communication between levels of manufacturing and practical ways that upstream models can be used by downstream users to make cost-effective reliability predictions.

We have found that a practical means of separating electronic device failure mechanisms at the system level. We tested FPGA's with a large range of frequency operation and tested them at extremely high and low temperatures with voltages ranging from nominal to more than 2 times nominal voltages. The result is the ability to completely distinguish the influences of hot carrier injection (HCI), Electromigration (EM), Bias temperature instability (BTI) and time dependent dielectric breakdown (TDDB). Our result shows that a meaningful reliability prediction can be made by a summation of distinct intrinsic failure mechanisms as measured at the system level. The result of our work will be a system qualification protocol that can actually predict the failure in time (FIT) with a much greater accuracy than a standard high temperature or low temperature overstress life qualification.

Chip and packaged system reliability is still measured by a Failure unIT (FIT). The FIT is a rate, defined as the number of expected device failures per billion part hours. A FIT is assigned for each component multiplied by the number of devices in a system for an approximation of the expected system reliability. The semiconductor industry provides an expected FIT for every product that is sold based on operation within the specified conditions of voltage, frequency, heat dissipation and etc. Hence, a system reliability model is a prediction of the expected mean time between failures (MTBF) for an entire system as the sum of the FIT rates for every component.

Failures in terms of an acceleration factor, AF, as:

$$FIT = \frac{\#failures}{\#tested \cdot hours \cdot A_F} \cdot 10^9 \quad \text{Eq. V-49}$$

where #failures and #tested are the number of actual failures that occurred as a fraction of the total number of units subjected to an accelerated test. The acceleration factor, AF, must be supplied by the manufacturer since only they know the failure mechanisms that are being accelerated in the High Temperature Operating Life (HTOL) and it is generally based on a company proprietary variant of the 217+ approach for accelerated life testing. The true task of reliability modeling, therefore, is to choose an appropriate value for AF based on the physics of the dominant failure mechanisms that would occur in the field for the device.

1) *Standard HTOL*

The standard high temperature operating life (HTOL) qualification test is usually performed as the final qualification step of a semiconductor manufacturing process. The test consists of stressing some number of parts, usually about 100, for an extended time, usually 1000 hours, at an accelerated voltage and temperature. Two features shed doubt on the accuracy of this

procedure. One feature is the lack of sufficient statistical data and the second is that companies generally present zero failures results for their qualification tests and hence stress their parts under relatively low stress levels to guarantee zero failures during qualification testing.

Unfortunately, with zero failures no statistical data is acquired. Another feature is their calculation of the acceleration factor AF. If the qualification test results in zero failures, which allows the assumption (with only 60% confidence!) that no more than ½ a failure occurred during the accelerated test. This would result, based on the example parameters, in a reported FIT = 5000/AF, which can be almost any value from less than 1 FIT to more than 500 FIT, depending on the conditions and model used for the voltage and temperature acceleration.

The accepted approach for measuring FIT would be reasonably correct if there were only a single dominant failure mechanism that is excited equally by either voltage or temperature. Additionally, this same mechanism is the only one that is accelerated by the burn-in or accelerated test. For example, electromigration is known to follow Black's equation and is accelerated by increased stress current in a wire or by increased temperature of the device. If, however, multiple failure mechanisms are responsible for device failures, each failure mechanism should be modeled as an individual "element" in the system and the component survival is modeled as the survival probability of all the "elements" as a function of time [113].

2) Multiple Mechanisms

If multiple failure mechanisms, instead of a single mechanism, are assumed to be time-independent and independent of each other, FIT (constant failure rate approximation) should be a reasonable approximation for realistic field failures. Under the assumption of multiple failure mechanisms, each will be accelerated differently depending on the physics that is responsible for each mechanism. If, however, an HTOL test is performed at an arbitrary voltage and temperature for acceleration based only on a single failure mechanism, then only that mechanism will be accelerated. In that instance, which is generally true for most devices, the reported FIT (especially one based on zero failures) will be meaningless with respect to other failure mechanisms.

Whereas the failure rate qualification has not improved over the years, the semiconductor industry understanding of reliability physics of semiconductor devices has advanced enormously. Every known failure mechanism is so well understood and the processes are so tightly controlled that electronic components are designed to perform with reasonable life and with no single dominant failure mechanism. Standard HTOL tests generally reveal multiple failure mechanisms during testing, which would suggest also that no single failure mechanism would dominate the FIT rate in the field. Therefore, in order to make a more accurate model for FIT, a preferable approximation should be that all failures are equally likely and the resulting overall failure distribution resembles constant failure rate process that is consistent with the mil-handbook, FIT rate approach.

The acceleration of a single failure mechanism FM_i is a highly non-linear function of temperature and/or voltage. The temperature acceleration factor ($AF_{i,T}$) and voltage acceleration factor ($AF_{i,V}$) can be calculated separately and is the subject of most studies of reliability physics. The total acceleration factor of a failure mechanism AF_{FM_i} due to different stress combinations is the product of the acceleration factors of temperature and voltage (in the example as per an exponential law, but could be a Power law or a linear law),

$$AF_{FM_i} = \frac{\lambda_{FM_i}(T_{ref}, V_{ref})}{\lambda_{FM_i}(T_{use}, V_{use})} = AF_{i,T} \cdot AF_{i,V} = e^{\left[\frac{E_a}{k} \left(\frac{1}{T_{use}} - \frac{1}{T_{ref}} \right) \right]} \cdot e^{\left[\gamma_1 \cdot (V_{ref} - V_{use}) \right]} \quad \text{Eq. V-50}$$

This acceleration factor model is widely used as the industry standard for device qualification. However, it only approximates a single dielectric breakdown type of failure mechanism and does not correctly predict the acceleration of other mechanisms.

To be even approximately accurate, however, electronic devices should be considered to have several failure modes degrading simultaneously. Each mechanism 'competes' with the others to cause an eventual failure. When more than one mechanism exists in a system, then the relative acceleration of each one must be defined and averaged at the applied condition. Every potential failure mechanism should be identified and its unique AF_{FM_i} should then be calculated for each mechanism at a given temperature and voltage so the FIT rate can be approximated for each mechanism separately. Then the final FIT will be the sum of the failure rates per mechanism, as is described by:

$$FIT_{total} = FIT_1 + FIT_2 + \dots + FIT_i \quad \text{Eq. V.51}$$

whereby each mechanism leads to an expected failure unit per mechanism, FIT_i . Unfortunately, again, individual failure mechanisms are not uniformly accelerated by a standard HTOL test, and the manufacturer is forced to model a single acceleration factor that cannot be combined with the known physics of failure models.

3) Acceleration Factor

The qualification of device reliability, as reported by a FIT rate, must be based on an acceleration factor, which represents the failure model for the tested device. If we assume that there is no failure analysis (FA) of the devices after the HTOL test, or that the manufacturer will not report FA results to the customer, then a model should be made for the acceleration factor, AF, based on a combination of competing mechanisms. This will be explained by way of example. Suppose there are two identifiable, constant rate competing failure modes (assume an exponential distribution). One failure mode is accelerated only by temperature. We denote its failure rate as $\lambda_{FM_1}(T)$. The other failure mode is only accelerated by voltage, and the corresponding failure rate is denoted as $\lambda_{FM_2}(V)$.

By performing the acceleration tests for temperature and voltage separately, we can get the failure rates of both failure modes at their corresponding stress conditions. Then we can calculate the acceleration factor of the mechanisms FM_i (for $i=1$, and 2). If for the first failure mechanism $i=1$ we have $\lambda_{FM_1}(T_{use})$, $\lambda_{FM_1}(T_{ref})$, and for the second failure mechanism $i=2$, we have $\lambda_{FM_2}(V_{use})$, $\lambda_{FM_2}(V_{ref})$, then the temperature acceleration factor for the temperature at any given V is:

$$AF_{1T}(V) = \frac{\lambda_{FM_1}(T_{use},V)}{\lambda_{FM_1}(T_{ref},V)} \quad \text{and} \quad AF_{2T}(V) = \frac{\lambda_{FM_2}(T_{use},V)}{\lambda_{FM_2}(T_{ref},V)} \quad T_{use} < T_{ref} \quad \text{Eq. V-52}$$

and the voltage acceleration factor at any given T is:

$$AF_{1V}(T) = \frac{\lambda_{FM_{use}}(T,V_{use})}{\lambda_{FM_{ref}}(T,V_{ref})}, \quad \text{and} \quad AF_{2V}(T) = \frac{\lambda_{FM_{use}}(T,V_{use})}{\lambda_{FM_{ref}}(T,V_{ref})} \quad V_{use} < V_{ref} \quad \text{Eq. V-53}$$

The system acceleration factor between the stress ref and use conditions of (T_{ref}, V_{ref}) and (T_{use}, V_{use}) is:

$$AF = \frac{\lambda_{FM_1}(T_{use},V_{ref}) + \lambda_{FM_2}(T_{ref},V_{use})}{\lambda_{FM_1}(T_{ref},V_{ref}) + \lambda_{FM_2}(T_{ref},V_{ref})} \quad \text{Eq. V-54}$$

The above equation can be transformed to the following two expressions:

$$AF = \frac{AF_{1T}(V) \cdot \lambda_{FM_1}(T_{ref},V_{ref}) + AF_{1V}(T) \cdot \lambda_{FM_2}(T_{ref},V_{ref})}{\lambda_{FM_1}(T_{ref},V_{ref}) + \lambda_{FM_2}(T_{ref},V_{ref})} \quad \text{Eq. V-55.b}$$

Or

$$AF = \frac{\lambda_{FM_1}(T_{use},V_{use}) + \lambda_{FM_2}(T_{use},V_{use})}{\frac{\lambda_{FM_1}(T_{use},V_{use})}{AF_{1T}(V)} + \frac{\lambda_{FM_2}(T_{use},V_{use})}{AF_{1V}(T)}} \quad \text{Eq. V-55.a}$$

These two equations can be simplified based on different assumptions.

When $\lambda_1(T_{ref}, V_{ref}) = \lambda_2(T_{ref}, V_{ref})$, (i.e. equal probability at-ref condition), eq. V-55.b gives:

$$AF = \frac{AF_{1T}(V) + AF_{1V}(T)}{2} \quad \text{Eq. V-56}$$

Therefore, unless the temperature and voltage is carefully chosen so that AF_T and AF_V are very close, within a factor of about 2, then one acceleration factor will overwhelm the failures at the accelerated conditions. Similarly, when $\lambda_1(T_{use}, V_{use}) = \lambda_2(T_{use}, V_{use})$, then AF will take this form:

$$AF = \frac{2}{\frac{1}{AF_{1T}(V)} + \frac{1}{AF_{1V}(T)}} \quad \text{Eq. V-57}$$

and the acceleration factor applied to at-use conditions will be dominated by the individual factor with the smallest acceleration. In either situation, the accelerated test does not accurately reflect the correct proportion of acceleration factors

based on the understood physics of failure mechanisms.

This discussion can be generalized to incorporate situations with more than two failure modes. Suppose a device has n independent failure mechanisms, and λ_{i_ref} represents the i th failure mode at reference condition, λ_{i_use} represents the i th failure mode at use condition, then the total acceleration factor AF can be expressed. If the device is designed that the failure modes have equal frequency of occurrence during the use conditions:

$$\left. \begin{aligned} \lambda_i(S_{1_use}, S_{2_use}, \dots, S_{j_use}) &= \lambda_i(S_{1_ref}, S_{2_ref}, \dots, S_{j_ref}) \cdot AF_{iS_{j \neq 1}}(S_1) \\ \lambda_i(S_{1_use}, S_{2_use}, \dots, S_{j_use}) &= \lambda_i(S_{1_ref}, S_{2_ref}, \dots, S_{j_ref}) \cdot AF_{iS_{j \neq 2}}(S_2) \\ &\vdots \\ &\vdots \end{aligned} \right\} \begin{array}{l} \text{for } S_j = S_1 \text{ to } S_p \text{ stressors} \\ \text{for } i = 1 \text{ to } n^{\text{th}} \text{ failure mechanism} \end{array} \quad \text{Eq. V.58}$$

The system acceleration factor between the stress ref and use conditions of $(S_{1_ref}, S_{2_ref}, \dots, S_{p_ref})$ and $(S_{1_use}, S_{2_use}, \dots, S_{p_use})$ reduces to:

$$AF = \frac{\lambda_1(S_{1_use}, S_{2_use}, \dots, S_{j_use}) + \lambda_2(S_{1_use}, S_{2_use}, \dots, S_{j_use}) + \dots + \lambda_n(S_{1_use}, S_{2_use}, \dots, S_{p_use})}{\frac{\lambda_1(S_{1_use}, S_{2_use}, \dots, S_{j_use})}{AF_{iS_{j \neq 1}}(S_1)} + \frac{\lambda_2(S_{1_use}, S_{2_use}, \dots, S_{j_use})}{AF_{iS_{j \neq 2}}(S_2)} + \dots + \frac{\lambda_n(S_{1_use}, S_{2_use}, \dots, S_{p_use})}{AF_{iS_{j \neq p}}(S_p)}} \quad \text{Eq.V-59}$$

For $\lambda_1(S_{1_use}, S_{2_use}, \dots, S_{j_use}) = \lambda_2(S_{1_use}, S_{2_use}, \dots, S_{j_use}) = \dots = \lambda_n(S_{1_use}, S_{2_use}, \dots, S_{p_use}) = \lambda(S_{1_use}, S_{2_use}, \dots, S_{p_use})$, the AF factor become:

$$AF = \frac{n \cdot \lambda(S_{1_use}, S_{2_use}, \dots, S_{j_use})}{\lambda(S_{1_use}, S_{2_use}, \dots, S_{j_use}) \left[\frac{1}{AF_{iS_{j \neq 1}}(S_1)} + \frac{1}{AF_{iS_{j \neq 2}}(S_2)} + \dots + \frac{1}{AF_{iS_{j \neq p}}(S_p)} \right]} = \frac{n}{\sum_{i=1}^n \frac{1}{AF_{iS_{j \neq i}}(S_i)}} \quad \text{Eq.V-60}$$

From these relations, it is clear that only if acceleration factors for each mode are almost equal, i.e. $AF_1 \approx AF_2$, the total acceleration factor will be $AF = AF_1 = AF_2$, and certainly not the product of the two (as is currently the model used by industry). If, however, the acceleration of one failure mode is much greater than the second, the standard FIT calculation (Eq. V-50) could be incorrect by many orders of magnitude.

Due to the exponential nature of acceleration factor as a function of V or T, if only a single parameter is changed, then it is not likely for more than one mechanism to be accelerated significantly compared to the others for any given V and T. As we will see in the next section, at least 4 mechanisms should be considered. Also, the various voltage and temperature dependencies must be considered in order to make a reasonable reliability model for electronic devices. Until now, the assumption of equal failure probability at-use conditions is used since it is the most conservative approach assuming the correct proportionality cannot be determined.

4) Proportionality Matrix Solution

The basic method for solving the system of equations is described in the paper from Bernstein [1] and using the suggestion of a Sum-of-failure-rate method as described in JEDEC Standard JEP122G as published in a more recent book by Bernstein [114]. The matrix method forms the basis for this work. It is clear that the manufacturers of electronic components recognize the importance of combining failure mechanisms in a sum-of-failure-rates method. Also, the formula for each mechanism is well studied and published.

The matrix approach we use to model useful life failure rate (FIT) for components in electronic assemblies by assuming each component is composed of multiple sub-components, for example; a certain percentage is effectively ring-oscillator, static SRAM, DRAM, etc. Each type of circuit, based on its operation, can be seen to affect the potential steady-state (defect related) failure mechanisms differently based on the accelerated environment, for example: Electromigration, Hot-Carrier, NBTI, etc. Each mechanism is known to have its own acceleration factor with voltage, temperature, frequency, cycles, etc. Each sub-component will be modeled to approximate the relative likelihood of each mechanism per sub-component. Then, each component can be seen as a matrix of sub-components, each with its own relative weight for each possible mechanism.

Hence, the standard system reliability FIT can be modeled using traditional 217+ type of algorithms and adapted to known system reliability tools, however, instead of treating each component as individuals, we propose treating each complex component as a series system of sub-components, each with its own reliability matrix.

The prediction of a system reliability can be described using a linear matrix solution. Although until today, the methodology was consolidated on microelectronic device failure mechanism, it applies directly to additional mechanisms including thermal and mechanical stresses due to wafer bonding and on any failure mechanism that can be modelled by physics of failure, including wide bandgap semiconductors and even packaging failures.

Whereas each intrinsic mechanism is known to have different statistical distributions, the combination of distributions becomes, at the ensemble level, approximately constant rate as demonstrated by R.F. Drenick [17]. In its theorem, Drenick suggests and justifies the summation of failure rate approach also as explained in the JEDEC handbook.

The mechanism matrix is described in Table V-2. Each row of the matrix describes various operating conditions under which the system is tested. Each experiment, i , is operated with its unique voltage, frequency and temperature. The ‘‘results’’ column, FIT_i is the average time when the failure occurs under the experimental condition, which is associated with a pre-determined failure point. The example studied uses 10% performance degradation as the failure point, however any reasonable value will work as long as it is consistent with the application. The result FIT_i is a failure rate (λ) and measured as $10^9/MTTF$.

	HCI	BTI	EM	Results
V₁, f₁, T₁	X·A ₁	Y·B ₁	Z·C ₁	FIT ₁
V₂, f₂, T₂	X·A ₂	Y·B ₂	Z·C ₂	FIT ₂
V₃, f₃, T₃	X·A ₃	Y·B ₃	Z·C ₃	FIT ₃

Table V-2: M-TOL matrix used to solve models with measured times to fail [115]

Let’s assume each mechanism (A–C) affects the system linearly with its own acceleration factor (AF) for a given frequency. The Acceleration factor formulas are in Table V-3. Each equation is calculated with the experimental condition of each result on the right-hand side.

Hot carrier injection	$A_i \equiv AF_{HCI} = \frac{f}{f_0} \cdot \left(\frac{V}{V_0}\right)^N \cdot e^{-\frac{Ea_{HCI}}{k} \left(\frac{1}{T_0} - \frac{1}{T_{ac}}\right)}$
Negative bias temperature instability	$B_i \equiv AF_{NBTI} = e^{Y_{BTI} \cdot (V_G - V_{G,0})} \cdot e^{-\frac{Ea_{BTI}}{k} \left(\frac{1}{T_0} - \frac{1}{T_{ac}}\right)}$
Electromigration	$C_i \equiv AF_{EM} = \frac{f}{f_0} \cdot \left(\frac{V}{V_0}\right)^M \cdot e^{-\frac{Ea_{EM}}{k} \left(\frac{1}{T_0} - \frac{1}{T_{ac}}\right)}$

Table V-3: The equations for the acceleration factors matrix [115]

Then the matrix is solved to find a set of constants, P_i , shown here as X–Z, across the whole matrix that matches the experimental results with calculated acceleration factors. This linear matrix is solved by multiplying the inverse matrix, AF^{-1} , with lambda at each condition, as shown in Table V-4. The solution gives the coefficients (X–Z), which make up the relative contribution of each failure mechanism on the system.

$$\begin{matrix} & AF & & P_i & & \lambda \\ \begin{bmatrix} A_1 & B_1 & C_1 \\ A_2 & B_2 & C_2 \\ A_3 & B_3 & C_3 \end{bmatrix} & \cdot & \begin{bmatrix} X \\ Y \\ Z \end{bmatrix} & = & \begin{bmatrix} \lambda_1 \\ \lambda_2 \\ \lambda_3 \end{bmatrix} \end{matrix}$$

$$(AF) \cdot (Pi) = (\lambda) \rightarrow (Pi) = (AF)^{-1} \cdot (\lambda)$$

Table V-4: Matrix solution [115].

In this matrix, the 3 left-hand columns describe the voltage, temperature and frequency used for the accelerated test. The normalized relative acceleration factor based on the formulae for each failure mechanism is given in each of the 3 columns that follow. The 2 right-hand columns show the measured extrapolated failure rate and the calculation based on the matrix solution. These values are extrapolated failure rates of the product after the accelerated test. This matrix will have a unique solution that will fit the percentages of each mechanism (P_i) with the measured failure rate, FIT. We found no influence of TDDB for these

experiments so we did not include them in the matrix, so we had only 3 equations solved with 3 measured FIT rates.

An absolute FIT value is determined in the next row based on the Mean time to fail. This allows calibration of the final results in operation. The column line is the expected FIT (failures per billion part-hours) at those conditions. By substituting these percentages into the matrix, the true acceleration factors are determined for not only the tested condition but also for any extrapolated condition.

A failure mechanism matrix can be solved at any given set of conditions, i.e. voltage, temperature and frequency, as a percentage at each stressed operating condition, there is a unique proportion of each mechanism for a given set of stressed conditions that will result in the given time to fail. For example, the matrix shown in Table V-1 shows the calculated acceleration factor for each mechanism contributing to an eventual failure. The columns are normalized to their relative calculated contribution out of 100% including all three; EM, HCI and NBTI. A calculated reliability curve is shown in Figure V-6 showing the full range of expected FIT versus Temperature for any set of operational conditions shown in Table V-6.

The 45 nm technology shows frequency related effects at both low temperatures (below 5°C) due to HCI and at high temperatures. It is observed the high voltage bias (@ 1.2 V) enhance the effect of frequency which reduce the overall HCI contribution at low frequency. The dominant failure mechanism at medium ambient temperature (range from 10°C to 150°C) is related to NBTI while EM failure mechanism is rather observed at high temperature.

Volt	T °C	Freq (MHz)	EM	HCI	NBTI	Measured FIT	Calculated FIT
2.4	-20	500	0.00%	100.00%	0.00%	8.00E+04	8.00E+04
1.2	140	500	100.00%	0.00%	0.00%	5.40E-01	5.40E-01
2.4	160	0.02	0.58%	3.40%	96.02%	1.78E-02	1.78E-02
3	0	500	0.00%	81.16%	18.84%	3.45E+07	3.43E+07
2.4	173	500	35.19%	61.50%	3.31%	1.76E+01	1.73E+01
2.4	160	500	14.56%	85.34%	0.10%	1.50E+01	1.77E+01
3	0	0.20	0.00%	0.02%	99.98%	6.37E+06	6.47E+06

Table V-5. Test Results showing proportions of failure mechanisms for given V,T and F compared with the calculated as well as the measured failure rate (FIT).

Volt	T °C	F (MHz)	EM	HCI	NBTI	Calculated FIT
1.1	30	0.02	99.76%	0.24%	0.00%	2.87E-10
1.2	70	500	100.00%	0.00%	0.00%	9.88E-04
1.5	80	500	98.58%	1.42%	0.00%	3.00E-03
2	-50	500	0.00%	100.00%	0.00%	3.12E+03
1.8	125	500	98.23%	1.77%	0.00%	1.86E-01
2	150	0.02	96.20%	3.80%	0.00%	5.16E-05

Table V-6. Calculated FIT based on the solved matrix for typical use conditions.




Figure V-5. FIT versus Temperature for various voltages and frequencies.

The unique solution that solves all 3 equations with the 3 extrapolated acceleration factors gives a percentage contribution for each of the failure mechanisms. We report the reliability as FIT, which is $10^9/\text{MTTF}$ for each condition. The percentages for each mechanism are shown, based on the relative contributions that were extrapolated from the physics of failure equations normalized to the measured FIT of each test.

The most important result from our study is that Electromigration and HCI are the most dominant failure mechanisms throughout the useful range of device operation. This is surprising since the standard HTOL test emphasizes only TDDB and BTI since those are most accelerated by high voltage and temperature, however under use conditions, the other two are most important. Furthermore, it is important to see that at very low temperature and high frequency, HCI is the most important failure mechanism and this could have very important implications for satellite and low-temperature military applications. Fortunately, very low FIT values are found, and reliability is confidently predicted.

We present here a simple and accurate way to combine the physics of failure equations for reliability prediction from accelerated life testing. We show that a matrix approach allows the reliability physics equations to be fit proportionally to the results of monitored accelerated life testing in order to extrapolate failure rate one would expect given actual operating parameters. This methodology can be extended to include radiation effects, frequency and even packaging and solder joint effects to give a complete system reliability evaluation framework. This matrix gives a very cost-effective way to predict reliability based on the Physics of Failure using only 3 tests as compared to the normal single-mechanism approach.

IV. CONCLUSION

In this book chapter we presented how basic concepts can be applied to high reliability application when using COTS devices or new emerging technologies in harsh environment conditions.

A short State of the Art was developed in first paragraph presenting DSM and GaN Technologies overview on deep scale integrated technology down to 3 nm and last developments on GaN on Si power switch technologies.

Multiple failure mechanisms and Physics of degradation in semiconductors may occur in a single set of time-to-failure data Physics of Healthy and associated Thermodynamics modeling and mathematical approach are completed.

Some case studies application for Automotive and Aerospace are presented. It affords series of numerical application supported by experiments for study cases on a FinFET technology assuming HCI, BTI and EM as major failure mechanisms. It is shown how the activation energy is related to the stress and temperature applied. It is obvious that activation energy can no-longer be considered as constant to extrapolate some experiment under high stress to nominal mission operation profile.

It is examined and shown that the equivalent activation energy is increasing with temperature and decreasing with increase of electrical stress condition (named stressors).

Some exercise based on PFM level 3 is proposed for Automotive application, starting from component selection, performing technology analysis sometimes supported by Constructional Analysis, established failure rate models identified and adjusted from the literature and provided by the Manufacturer.

Related to the Aerospace and Automotive Electronics reliability and a Practical application of MTOL based on J. Bernstein approach, the prediction of a system reliability is described using a linear matrix solution.

V. BIBLIOGRAPHY

- [1] M. White and J. B. Bernstein, "Microelectronics Reliability: Physics-of-Failure Based Modeling and Lifetime Evaluation," *JPL Publication 08-5, Jet Propulsion Laboratory/California Institute of Technology*, February 2008.
- [2] National Academy of Sciences, "Panel on Reliability Growth methods for Defense; Reliability Growth: Enhancing Defense System Reliability," The National Academies Press, Washington, DC. ISBN 978-0-309-31474-9, 2008.
- [3] P. Lall, M. Pecht and E. B. Hakim, *Influence of Temperature on Microelectronics and System Reliability*, Boca Raton, NY: CRC Press, 1997.
- [4] DoD, "MIL-HDBK-217, Military Handbook for Reliability prediction of Electronic Equipement," Washington, DC, USA, 1991, December.
- [5] JEDEC, "JEDEC JEP-122G Failure Mechanisms and Models for Semiconductor Devices," JEDEC Solid State Technology Association, Arlington, 2011.
- [6] J. B. Bernstein, M. Gabbay and O. Delly, "Reliability Matrix Solution to Multiple Mechanism Prediction," *Microelectronics Reliability Journal*, vol. 54, pp. 2951-2955, 2014.
- [7] Robustness Group ZVEI, *Handbook for Robustness Validation of Automotive Electrical/Electronic Modules*, Frankfurt am Main, June 2013.
- [8] QUANTERION, «Handbook of 217Plus Reliability Prediction Models,» *QUANTERION Solution Inc.*, 2015.
- [9] T. S. Q. & R. Publications, "http://www.triquint.com/shared/pubs/processes/Micro_Millimeter_Wave_Reliability_Overview.pdf," [Online].
- [10] J. Berthon, D. Regis and G. Hubert, "Utilisation des composants DSM dans le contexte aéronautique.," in *19ème Congrès de Maitrise des Risques et Sûreté de Fonctionnement*, Dijon, 21-23 Oct. 2014.
- [11] S. Arrhenius, "Arrhenius, Ueber den Einfluss des Atmosphärischen Kohlensäuregehalts auf die Temperatur der Erdoberfläche," *Proceedings of the Royal Swedish Academy of Science*, vol. 22, no. 1, 1896.
- [12] L. Boltzmann, "Boltzmann, The Second Law of Thermodynamics. Populare Schriften," in *Essay 3, Address to a Formal Meeting of the Imperial Academy of Science*, 1886.
- [13] M. Evans and M. Polanyi, "Inertia and driving force of chemical reaction," *Faraday Society (London) Trans*, vol. 34, pp. 11-29, 1938.
- [14] E. Wigner, "The transition state method," *Faraday Society (London) Trans*, vol. 34, pp. 29-41, 1938.
- [15] S. Glasstone, K. J. Laidler and H. Eyring, *The theory of rate process: the kinetics of chemical reaction, viscosity, diffusion and electrochemical phenomena.*, New York: Mc Graw-Hill, 1941.
- [16] G. Hammond, "A correlation of Reaction Rates," *J. Am. Chem. Soc.*, vol. 77, pp. 334-338, 1955.
- [17] R. Drenick, «Mathematical Aspects of the Reliability Problem,» *Journal of the Society for Industrial and Applied Mathematics*, vol. 8, n° 11, pp. 125-149, 1960.
- [18] E. Snow, A. Grove, B. Deal and C. Sah, "Ion Transport Phenomena in Insulating Films," *J. Appl. Phys.*, vol. 36, p. 1664, 1965.
- [19] N. Sedyakin, "On one physical principle in reliability theory (in Russian)," *Techn. Cybernetics*, pp. 80-87, 1966.
- [20] D. Cox, "Regression Models and Life-Tables," *Journal of the Royal Statistical Society. Series B (Methodological)*, Vol. 34, No. 2. (1972), pp., vol. 34, no. 2, pp. 187-220, 1972.
- [21] H. Eyring, S. Lin and S. Lin, *Basic Chemical Kinetics*, New York - Chichester - Brisbane - Toronto: John Willey & Sons, 1980.
- [22] J. McPherson and D. Baglee, "Acceleration factors for thin gate oxide stressing," *Proc. 23rd Annual IEEE IRPS*, p. 1, 1985.
- [23] J. W. McPherson, *Reliability Physics and Engineering - Time-to-failure modeling*; 3rd Edition, Plano (TX) USA: Springer Nature Switzerland AG, 2019.
- [24] E. Suhir, "Probabilistic Design for Reliability," *ChipScale Reviews*, vol. 14, no. 6, 2010.
- [25] E. Suhir, "Predicted Reliability of Aerospace Electronics: Application of Two Advanced Concepts," *IEEE Aerospace Conference*, 2-9 March 2013.
- [26] D. Jin and J. Del Alamo, "Impact of high-power stress on dynamic On-resistance of high-voltage GaN HEMTs," *Microelectronics Reliability Journal*, vol. 52, pp. 2875-2879, 2012.
- [27] G. Meneghesso, M. Meneghini, A. Tazzoli, N. Ronchi, A. Stocco, A. Chini and E. Zanoni, "Reliability issues of Gallium Nitride HEMTs," *International Journal of Microwave and Wireless Technologies*, vol. 2, no. 1, pp. 39-50, 2010.
- [28] J. Stathis, S. Mahapatra and T. Grasser, "Controversial issues in negative bias temperature instability," *Microelectronics Reliability Journal*, vol. 81, pp. 244-251, 2018.

- [29] J. Black, "Black, Electromigration - A brief survey and some recent results," *IEEE, Trans. Electron Devices*, Vols. ED-16, p. 388, 1969.
- [30] "RDF 2000 (UTE C 80-810, IEC-62380-TR Ed.1)," [Online]. Available: <http://www.ute-fr.com/La-normalisation/UTE-and-standardisation>.
- [31] SIEMENS AG, SN29500, Reliability and Quality Specifications Failure Rates of Components, Siemens Technical Liaison and Standardisation, 1986.
- [32] V. Huard, F. Cacho and X. Federspiel, "Technology scaling and reliability challenges in the multicore era," *IRPS*, 16-18 April 2012.
- [33] R. Quay, Gallium Nitride Electronics, Berlin Heidelberg: Springer Series in Materials Sciences, 2008.
- [34] J. Bernstein and A. Bensoussan, "Reliability Prediction with MTOL, proposed to IEEE System Qualification for Reliability," *Transaction on Devices and Material Reliability (TDMR)*, 2016.
- [35] INTEL, "VDSM Issues and Design Methodology," Intel Microelectronics Services, January 2002.
- [36] C. Lee, B. Welch and W. Fleming, "Reliability of AuGe/Pt and AuGe/Ni ohmic contacts on GaAs," *Electronics Letters*, vol. 17, pp. 407-408, 1981.
- [37] M. Delaney, T. Wiltsey, M. Chiang and K. Yu, "Reliability of 0.25 μ m GaAs MESFET MMIC Process: Results of Accelerated Lifetests and Hydrogen Exposure," in *GaAs Reliability Workshop*, Philadelphia, PA, USA, 1994.
- [38] K. Decker, "GaAs MMIC Hydrogen Degradation Study," in *GaAs Reliability Workshop*, Philadelphia, PA, USA, 1994.
- [39] A. Bensoussan, P. Coval, W. Roesch and T. Rubalcava, "Reliability of a GaAs MMIC process based on 0.5 μ m Au/Pd/Ti gate MESFETs," in *32nd Annual Proceeding Reliability Physics, IRPS*, San Jose (CA), April 1994.
- [40] J. Scotten, "/forum/content/8022-lithovision-2019-semiconductor-technology-trends-their-impact-lithography.html," SemiWiki.com, 24 Feb 2019. [Online]. Available: <https://www.semiwiki.com>. [Accessed 28 Feb 2019].
- [41] M. Lapedus, "/big-trouble-at-3nm/," Semiengineering.com, 21 June 2018. [Online]. Available: <https://semiengineering.com>. [Accessed 28 February 2019].
- [42] T. Ueda, "Reliability issues in GaN and SiC power devices," in *IEEE International Reliability Physics Symposium (IRPS)*, Waikoloa, Hawaii, USA, 2014.
- [43] M. Meneghini and et al., "Normally-off GaN-HEMTs with p-type gate: Off-state degradation, forward gate stress and ESD failure," *Microelectronics reliability Journal*, vol. 58, pp. 177-184, 2016.
- [44] G. Meneghesso, G. Verzellesi, F. Danesin, F. Rampazzo, F. Zanon, M. Meneghini and E. Zanoni, "Reliability of GaN High-Electron-Mobility Transistors: State of the Art and Perspectives," *IEEE Transactions on device and materials reliability*, vol. 8, no. 2, pp. 332-343, 2008.
- [45] Y. Wu, C.-Y. Chen and J. Del Alamo, "Temperature-accelerated degradation of GaN HEMTs under high-power stress: activation energy of drain-current degradation," in *JEDEC Solid State Technology Association*, 2014.
- [46] S. Wamock and J. Del Alamo, "OFF-state TDDDB in high-voltage GaN MIS-HEMTs," in *IEEE International Reliability Physics Symposium (IRPS)*, Monterey, CA, USA, 2017.
- [47] A. Guo and J. Del Alamo, "Positive-bias temperature instability (PBTI) of GaN MOSFETs," in *IEEE International Reliability Physics Symposium*, Monterey, CA, USA, 2015.
- [48] M. Meneghini, G. Meneghesso and E. Zanoni, *Power GaN Devices - Materials, Applications and Reliability*, Springer, Power Electronics and Power Systems, Series editors J. H. Chow, A. M. Stankovic, D. Hill., 2017.
- [49] B. Agarwala and al., "Dependence of Electromigration-induced Failure Time on Length and Width of Aluminium Thin-Film Conductors," *J. Appl. Phys.*, vol. 41, p. 3954, 1970.
- [50] JEDEC, "JESD22-A108 HTOL Temperature, bias, and operating life," July 2017. [Online]. Available: www.jedec.org.
- [51] K. Decker, "GaAs MMIC Hydrogen Degradation Study," in *GaAs Reliability Workshop*, Philadelphia, PA, USA, 1994.
- [52] S. Kayali, G. Ponchak and R. Shaw, "'GaAs MMIC Reliability Assurance Guidelines for Space Applications," JPL Publication, Vol 96-25, Pasadena, CA, 1996.
- [53] M. Meneghini, G. Meneghesso and E. Zanoni, *Power GaN Devices - Materials, Applications and Reliability*, Springer, Power Electronics and Power Systems, Series editors J. H. Chow, A. M. Stankovic, D. Hill., 2017.
- [54] G. Meneghesso, G. Verzellesi, F. Danesin, F. Rampazzo, F. Zanon, M. Meneghini and E. Zanoni, "Reliability of GaN High-Electron-Mobility Transistors: State of the Art and Perspectives," *IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY*, vol. 8, no. 2, pp. 332-343, 2008.
- [55] A. K. M. C. a. M. M. H. Yunm, "Entropic Approach to Measure Damage with Applications to Fatigue," *Annual Reliability and Maintainability Symposium (RAMS)*, Reno, NV,, pp. 1-6, 2018.
- [56] J. McPherson, R. Khamankar and A. Shanware, "Complementary model for intrinsic TDDDB in SiO₂ dielectrics," *J. Semiconductor Sci. Technol.*, vol. 15, p. 462, 2000.
- [57] J. McPherson, "Stress dependent activation energy," *Proc. IEEE 24th IEEE IRPS*, p. 12, 1986.

- [58] A. Bensoussan and E. Suhir, "Design-for-Reliability (DfR) of Aerospace Electronics: attributes and challenges," *IEEE Aerospace Conference*, 2-9 March 2013.
- [59] S. Zhurkov, "Kinetic Concept of the Strength of Solids," *Int. J. of Fracture Mechanics*, vol. 1, no. 4, 1965.
- [60] D. Cox and D. Oakes, *Analysis of Survival Data*, Volume 21 Chapman & Hall/CRC Monographs on Statistics & Applied Probability, CRC Press - 208 pages, 1984.
- [61] J. W. McPherson, ""Future of Reliability Testing - Can Zero Failures become reality?," in *ESREF 2019*, Toulouse, September 2019.
- [62] L. Pierrat, «Estimation and validation of predictive reliability - Technical Report LJC-VAL/PTS,» VALEO Powertrain Thermal Systems (Internal report study) - LJ-CONSULTING, 2017.
- [63] D. Delaux, «Fiabilité Appliquée pour l'Industrie,» Valeo PTS (internal report), 2019.
- [64] L. Pierrat et D. Delaux, «Analytical improvement of the Stress-Strength Method by considering a realistic strength distribution.,» chez *2013 ARS, Europe*, Berlin (Ge), 2013.
- [65] E. Sperling, "<https://semiengineering.com/gaps-emerge-in-automotive-test/>," *Semiconductor Engineering*, 05 May 2019. [Online]. Available: <https://semiengineering.com>. [Accessed 08 May 2019].
- [66] FIDES_Guide, "Reliability Methodology for Electronic Systems, DGA," 2004.
- [67] P. A. Tobias and D. C. Trindade, *Applied Reliability* (3rd Ed.), Boca Raton, FL: CRC Press, 2012.
- [68] L. Condra, G. Horan and B. Scofield, "As Semiconductor Devices Shrink so do their Reliability and Lifetimes," in *National Software and Airborne Electronic Hardware. Standardization Conference*, Denver (CO), 2005.
- [69] GIFAS, «Guide for the selection of Deep Sub-Micron (DSM) for aeronautic equipment - Semiconductors lifetime - GIFAS/2015/5022,» Groupement Industries Françaises Aéronautiques et Spatiales, Paris, 2015.
- [70] W. Roesch, «Volume & Quality Impacts on Reliability: A New Game for GaAs,» chez *GaAs REL Workshop*, Seattle, Washington, 2000.
- [71] L. Bechtold, D. Redman et B. Tawfellow, «Semiconductor reliability using random and wearout failure models,» chez *Reliability and Maintainability Symposium (RAMS)*, Colorado Spring, CO, USA, 2014.
- [72] VITA, «Physics of Failure Reliability Predictions, VITA (June) 2011,» ANSI/VITA 51.2-2011, June 2011.
- [73] D. Regis, J. Berthon, G. Hubert and M. Gatti, "DSM Reliability concerns - impact on safety assessment," in *SAE International J. Aerospace, Vol 7, issue 1*, Cincinnati, September 2014.
- [74] W. G. Components, "Guide for the selection of Deep Su-Micron (DSM) for Aeronautic equipment - Semiconductor lifetime," in *Réf: GIFAS/2015/5022*, Paris, 2015.
- [75] M. Nikulin, L. Gerville-Reache and V. Couallier, *Statistique des essais accélérés*, Paris: Lavoisier; Hermes Science, 2007.
- [76] H. H. Randomson, Y. Zhang, X. He, H. Cui, J. Li, J. Xiang, J. Liu, S. Gu and G. Wang, "The Challenges of Advanced CMOS Process from 2D to 3D.," *Applied Sciences (www.mdpi.com/journal/applsci)*, vol. 7, pp. 1-32, 2007.
- [77] J. Mc Pherson, "Tutorial ESREF 2019: Future of reliability testing - Can Zero failures become reality?," in *ESREF, European Symposium on Reliability of Electron Devices*, Toulouse (France), 2019.
- [78] M. Alam, H. Kufluoglu, D. Varghese and S. Mahapatra, "A comprehensive model for PMOS NBTI degradation: Recent progress," *Microelectronics Reliability*, vol. 47, pp. 853-862, 2007.
- [79] B. Kaczer, V. Arhipov, M. Jurczak and G. Groeseneken, "Negative bias temperature instability (NBTI) in SiO₂ and SiON gate dielectrics understood through disorder-controlled kinetics," *Microelectron Eng.*, vol. 80, pp. 122-125, 2005.
- [80] M. Alam, "Ch. 8: NBTI TIME DEPENDENCE: STRESS PHASE," in *Course Purdue Univ.*
- [81] J. W. McPherson, R. B. Khamankar and A. Shanware, "A complementary molecular-model (including field and current) for TDDB in SiO₂ dielectrics,," *Microelectronics Reliability*, vol. 40, pp. 1591-1597, 2000.
- [82] H. Lee, C.-H. Lee, D. Park and Y.-K. Choi, "A Study of Negative-Bias Temperature Instability of SOI and Body-Tied FinFETs," *IEEE Electron Device Letters*, vol. 26, no. 5, pp. 326-328, 2005.
- [83] V. Huard, M. Denais and C. Parthasarathy, "NBTI degradation: From physical mechanisms to modelling," *Microelectronics Reliability*, vol. 46, pp. 1-23, 2005.
- [84] P. Nicollian, M. Rodder, D. Grider, P. Chen, R. Wallace and S. Hattangady, "Low Voltage Stress-Induced-Leakage-Current in Ultrathin Gate Oxides," in *IRPS, 37th Annual International Reliability Physics Symposium*, San Diego (USA), 1999.
- [85] P. Nicollian, "Physics of trap generation and electrical breakdown in ultra-thin SiO₂ and SiON gate dielectric materials," University of Twente, Twente, Netherlands, 2017.
- [86] G. Ribes, S. Bruyere, D. Roy, M. Denais, J. Roux, C. Parthasarathy, V. Huard and G. Ghibaudo, "New extensive MVHR breakdown models," in *IRPS*, San Jose, (CA), 2006.

- [87] E. Wu, B. Li, J. Stathis, R. Achanta, R. Filippi and P. McLaughlin, "A Time-Dependent Clustering Model for Non-Uniform Dielectric Breakdown," in *IEEE International Electron Devices Meeting*, 2013.
- [88] S. Blonkowski, "Filamentary model of dielectric breakdown," *Journal of Applied Physics*, vol. 107, 2010.
- [89] J. McPherson, "Time dependent dielectric breakdown physics - Models revisited," *Microelectronics Reliability Journal*, vol. 52, pp. 1753-1760, 2012.
- [90] F. Monsieur, E. Vincent, D. Roy, S. Bruyere, J. Vildeuil, G. Pananakakis and G. Ghibaudo, "A Thorough Investigation of Progressive Breakdown in Ultra-thin Oxides. Physical Understanding and Application for Industrial Reliability Assessment.," in *IRPS*, Dallas (Tx), 2002.
- [91] E. Wu and J. Sune, "Power-law voltage acceleration: A key element for ultra-thin gate oxide reliability," *Microelectronics Reliability Journal*, vol. 45, pp. 1809-1834, 2005.
- [92] B. Kaczer, R. Degraeve, P. Roussel and G. Groeseneken, "Gate oxide breakdown in FET devices and circuits: From nanoscale physics to system-level reliability," *Microelectronics Reliability Journal*, vol. 47, pp. 559-566, 2007.
- [93] S. Ramey, A. Ashutosh, J. Clifford, M. Hattendorf, J. Hicks, R. James, A. Rahman, V. Sharma, A. St Amour and C. Wiegand, "Intrinsic Transistor Reliability Improvements from 22nm Tri-Gate Technology," in *IRPS*, Anaheim (CA), 2013.
- [94] M. Saliva, F. Cacho, C. Ndiaye, V. Huard, D. Angot, A. Bravaix and L. Anghel, "Impact of gate oxide breakdown in logic gates from 28nm FDSOI CMOS technology," in *IRPS*, Monterey (CA), 2015.
- [95] A. Bravaix, V. Huard, F. Cacho, X. Federspiel and D. Roy, Chapter book : Hot-Carrier Degradation in Decanometer CMOS Nodes: From an Energy-Driven to a Unified Current Degradation Modeling by a Multiple-Carrier Degradation Process, Wien (Austria): Springer, 2015.
- [96] E. Takeda and N. Suzuki, "An empirical model for device degradation due to hot-carrier injection," *IEEE Elect. Dev. Lett.*, Vols. EDL-4, no. 4, pp. 111-113, 1983.
- [97] A. K. Singh and J. Samanta, "Different Physical Effects in UDSM MOSFET for Delay & Power Estimation: A Review," in *IEEE Students' Conference on Electrical, Electronics and Computer Science*, Bhopal, India, 2012.
- [98] S. Rauch and G. La Rosa, "The Energy Driven Paradigm of NMOSFET Hot Carrier Effects," in *IRPS*, San Jose (CA), 2005.
- [99] A. Bravaix, C. Guérin, D. Goguenheim, V. Huard, D. Roy, C. Besset, S. Renard and Y. Mamy Randriamihaj, "Off State Incorporation into the 3 energy mode Device Lifetime Modeling for advanced 40nm CMOS node," in *IRPS*, San Jose (CA), 2010.
- [100] K.-C. Chang, J.-C. Liao, T.-C. Chang, C.-H. Yeh, C.-Y. Lin, F.-Y. Jin, Y.-S. Lin, F.-M. Ciou, W.-C. Hung, Y.-H. Lin, Chen-Hsin Lien, O. Cheng, C.-T. Huang and a. Y.-H. Ye, "Abnormal Relationship Between Hot Carrier Stress Degradation and Body Current in High-k Metal Gate in the 14-nm Node," *IEEE ELECTRON DEVICE LETTERS*, vol. 40, no. 4, pp. 498-501, 2019.
- [101] V. Huard, "Two independent components modeling for Negative Bias Temperature Instability," in *IRPS*, San Jose (CA), 2010.
- [102] S. Mahapatra and S. Rashmi, "On the Universality of Hot Carrier Degradation: Multiple Probes, Various Operating Regimes, and Different MOSFET Architectures," *IEEE Transactions on Electron Devices*, vol. 65, no. 8, pp. 3088-3094, August 2018.
- [103] T. Grasser, Hot Carrier degradation in semiconductor devices, Springer, 2015.
- [104] T. Grasser, K. Rott, H. Reisinger, P.-J. Wagner, W. Goes, F. Schanovsky, M. Walzl, M. Toledano-Luque and B. Kaczer, "Advanced characterization of oxide traps: The dynamic time-dependent defect spectroscopy," in *IRPS*, Apr. 2013.
- [105] C. Guerin, V. Huard and A. Bravaix, "The Energy-Driven Hot-Carrier Degradation modes on nMOSFETs," *IEEE Transactions on Device and Materials Reliability*, vol. 7, no. 2, pp. 225-235, June 2007.
- [106] A. Bravaix, "Part 1 - FRAME Analysis IRT-ISEN," Internal report IRT - ISEN, Toulouse, September 2019.
- [107] C. Shin, K. Kim, J. Kim, W. Ko, Y. Yang, S. Lee, C. S. Jun and Y. S. Kim, "Fast, exact, and non-destructive diagnoses of contact failures in nano-scale semiconductor device using conductive AFM," *Scientific Reports*, vol. 3, no. Article number: 2088, p. DOI: 10.1038/srep02088, 2013.
- [108] H. J. Veendrick, Nanometer CMOS ICs - From basics to ASICs, Heeze, The Netherlands: Springer, Jan. 2017 (second ed.).
- [109] Y. K. Kim, J. S. Lee, G. Kim, T. Park, H. J. Kim, Y. P. Cho, Y. J. Park and M. J. Lee, "Partial Isolation Type Saddle-FinFET -Pi-FinFET - for Saddle FinFET Sub-30 nm DRAM Cell Transistors," *Electronics 2019*, no. doi:10.3390/electronics8010008, p. www.mdpi.com/journal/electronics, 2019.
- [110] G. Crupi, D. M.-P. Schreurs, J.-P. Raskin and A. Caddemi, "A comprehensive review on microwave FinFET modeling for progressing beyond the state of art," *Solid-State Electronics*, vol. 80, pp. 81-95, 2013.

- [111] A. Bravaix, C. Guerin, V. Huard, D. Roy, J. Roux and E. Vincent, "Hot-Carrier Acceleration Factors for Low Power Management in DC-AC stressed 40nm NMOS node at High Temperature," in *IEEE International Reliability Physics Symposium (IRPS) Proc.*, Anaheim (CA), 2009.
- [112] A. Bravaix, "Part 3 - FPGA FF16 Reliability Analysis - ISEN," Internal report IRT - ISEN, Toulouse, September 2019.
- [113] J. Bernstein, M. Gurfinkel, X. Li, Walters, J., Y. Shapira and M. Talmor, "Electronic circuits reliability modelling," *Microelectronics Reliability*, vol. 46, pp. 1957-1979, 2006.
- [114] J. Bernstein, Reliability prediction from Burn-in - Data Fit to Reliability models, ELSEVIER, 2014.
- [115] J. B. Bernstein, M. Gabbay et O. Delly, «Reliability Matrix Solution to Multiple Mechanism Prediction,» *Microelectronics Reliability Journal*, vol. 54, pp. 2951-2955, 2014.
- [116] BELLCORE, SR-332, Reliability Prediction Procedure for Electronic Equipment, BELLCORE Telcordia, 2011.
- [117] "PRISM now 217Plus (TM) RIAC - The Reliability Analysis Center," [Online]. Available: <http://www.theriac.org>.
- [118] C. Liu, H.-S. Sagong, H. Kim, S. Choo, H. Lee and Y. Kim, "Systematical study of 14 nm FinFET Reliability: from device level stress to product HTOL," in *IRPS*, Monterey (CA), 2015.
- [119] JESD85, Methods for calculating failure rates in units of FITs, JEDEC Publication, JEDEC Solid State Technology.
- [120] J. Srinivasan and S. V. Adce, "The case for microarchitectural awareness of lifetime reliability," Technical report UIUC CS n° UIUCDCS-R-2003-2391, 2003.
- [121] A. Bensoussan, A. Durier and J. Bernstein, "M-STORM : A NEW APPROACH TO MODEL ELECTRONICS COMPONENTS RELIABILITY," in *Automotive Power Electronics (APE 2017)*, Paris (France), 2017.
- [122] J. Bernstein, "Reliability Prediction for Aerospace Electronics," in *IEEE Aerospace Conference*, Big Sky (MN), 2015.
- [123] A. Bravaix, "Part 2 - DDR3 FF20 Reliability Analysis - ISEN," Internal report IRT- ISEN, Toulouse, September 2019.
- [124] C. Creveling, "Increasing the reliability of electronic equipment by the use of redundant circuits," *Proc. IRE*, vol. 44, pp. 509-515, 1956.
- [125] B. Dhillon and S. Rayapati, "A method to evaluate reliability of three-state device network," *Microelectronics Reliability Journal*, vol. 26, pp. 525-554, 1986.
- [126] M. Nikulin, V. Couallier and L. Gerville-Reache, "Accelerated Life and Degradation Models in Reliability and Safety: An Engineering Perspective," in *EA 2961, Statistique Mathématique et ses Applications, Univ. Bordeaux2*, Bordeaux, France.
- [127] E. Takeda and N. Suzuki, "An empirical model for device degradation due to hot-carrier injection," *IEEE Electron Device Lett.*, Vols. EDL-4, pp. 111-113, 1983.
- [128] D. Verkest, "/cadence_blogs_8/b/breakfast-bytes/posts/imec2," IMEC Roadmap - Cadence Breakfast Bytes Blogs - Post from Paul McLellan, 7 June 2018. [Online]. Available: <https://community.cadence.com/>. [Accessed 28 February 2019].
- [129] N. Loubet and et al., "Stacked Nanosheet Gate-All-Around Transistor to Enable Scaling Beyond FinFET - T17-5," in *Symposium on VLSI Technology Digest of Technical Papers*, Kyoto, Japan, 2017.
- [130] Serma Technologies, «Alcatel Espace Internal failure analysis report EL 4103,» Toulouse, March 1996.