High-Performance Gallager-E Decoders for Hard Input LDPC Decoding on Multi-core Devices - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2022

High-Performance Gallager-E Decoders for Hard Input LDPC Decoding on Multi-core Devices

Résumé

LDPC codes are a family of error-correcting codes that are present in most space communication standards. Thanks to their large processing power and their parallelization capabilities, prevailing multi-core devices facilitate real-time implementations of digital communication systems, which were previously implemented thanks to dedicated hardware circuits. A lot of works were done over the last decade on the implementation of Gbps decoders on programmable devices. However, these works focus on soft-input LDPC decoding algorithms. But, hard-input LDPC decoders are also required to design and prototype optical-based satellite communication systems. In this article, the first software based implementation of a hard-input multi-Gbps LDPC decoder is detailed. Thanks to different parallelization strategies and deeply optimized SIMD codes, throughputs up to 7.5 Gbps are achieved when 10 Gallager-E iterations are executed onto an INTEL Xeon device.
Fichier non déposé

Dates et versions

hal-04103371 , version 1 (23-05-2023)

Identifiants

Citer

Bertrand Le Gal, Vincent Pignoly, Christophe Jego. High-Performance Gallager-E Decoders for Hard Input LDPC Decoding on Multi-core Devices. Design and Architecture for Signal and Image Processing, Jun 2022, Budapest, Hungary. pp.3-15, ⟨10.1007/978-3-031-12748-9_1⟩. ⟨hal-04103371⟩
14 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More