



HAL
open science

The Schottky barrier transistor in emerging electronic devices

Mike Schwarz, Tom Vethaak, Vincent Derycke, Anaïs Francheteau, Benjamin Iniguez, Satender Kataria, Alexander Kloes, François Lefloch, Max Lemme, John Snyder, et al.

► **To cite this version:**

Mike Schwarz, Tom Vethaak, Vincent Derycke, Anaïs Francheteau, Benjamin Iniguez, et al.. The Schottky barrier transistor in emerging electronic devices. *Nanotechnology*, 2023, 34, pp.352002. 10.1088/1361-6528/acd05f. hal-04085518

HAL Id: hal-04085518

<https://hal.science/hal-04085518v1>

Submitted on 20 Nov 2023

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.



Distributed under a Creative Commons Attribution 4.0 International License

Topical Review

The Schottky barrier transistor in emerging electronic devices

Mike Schwarz^{1,10} , Tom D Vethaak^{2,10} , Vincent Derycke³,
Anaïs Francheteau⁴, Benjamin Iniguez⁵, Satender Kataria⁶,
Alexander Kloes¹ , Francois Lefloch⁴, Max Lemme⁶ , John P Snyder⁷,
Walter M Weber⁸ and Laurie E Calvet^{9,*} 

¹ THM University of Applied Sciences, Germany

² Department of Microtechnology and Nanoscience, Chalmers University of Technology, SE-412 96 Gothenburg, Sweden

³ Université Paris-Saclay, CEA, CNRS, NIMBE, LICSEN, Gif-sur-Yvette, F-91191, France

⁴ University Grenoble Alps, GINP, CEA-IRIG-PHELIQS, Grenoble, France

⁵ Universitat Rovira i Virgili (URV), Spain

⁶ RWTH Aachen, Germany

⁷ JCap, LLC, United States of America

⁸ Technische Universität Wien, Institute of Solid State Electronics, Vienna, Austria

⁹ LPICM, CNRS-Ecole Polytechnique, Palaiseau, France

E-mail: mike.schwarz@ei.thm.de, vethaak@chalmers.se and laurie.calvet@cnrs.fr

Received 30 September 2022, revised 20 March 2023

Accepted for publication 25 April 2023

Published 15 June 2023



Abstract

This paper explores how the Schottky barrier (SB) transistor is used in a variety of applications and material systems. A discussion of SB formation, current transport processes, and an overview of modeling are first considered. Three discussions follow, which detail the role of SB transistors in high performance, ubiquitous and cryogenic electronics. For high performance computing, the SB typically needs to be minimized to achieve optimal performance and we explore the methods adopted in carbon nanotube technology and two-dimensional electronics. On the contrary for ubiquitous electronics, the SB can be used advantageously in source-gated transistors and reconfigurable field-effect transistors (FETs) for sensors, neuromorphic hardware and security applications. Similarly, judicious use of an SB can be an asset for applications involving Josephson junction FETs.

Keywords: Schottky barriers, field effect transistors, thin film transistors, source-gated transistors, 2D materials, 1D materials, Josephson junctions

(Some figures may appear in colour only in the online journal)

1. Introduction

The direction taken by the semiconductor industry has been greatly influenced by new innovations. Planar technology led to enhanced integrated circuits and advances in computing from the 1960s onward. In addition to significantly improving device performance on bulk substrates, it also enabled the first thin film transistors (TFTs), where the channel is formed from a material deposited onto a substrate instead of from the bulk

¹⁰ These authors contributed equally to this work.

* Author to whom any correspondence should be addressed.



Original content from this work may be used under the terms [Creative Commons Attribution 4.0 licence](https://creativecommons.org/licenses/by/4.0/). Any further distribution of this work must maintain attribution to the author(s) and the title of the work, journal citation and DOI.

wafer. The turn of the century marked the beginning of wide interest in non-planar geometries with the introduction of the FIN field-effect transistor, FINFET, featuring source/drain 'fin' regions and a gate wrapping around the channel [1]. Most recently, emerging nano-materials, including those realized in one- and two-dimensions have led to a large variety of new technologies for integrated circuits [2]. Devices based on this plethora of novel materials often involve non-ohmic source-drain contacts, also known as Schottky barriers (SBs), which can arise not only between the interface of different materials, but also due to different geometrical constraints such as contacting a 1D nanowire or nanotube to a 3D metal.

The rectifying nature of metal-semiconductor junctions (MSJs) was first observed in 1874 by Ferdinand Braun [3] using a point-contact geometry. MTJs have been important for industrial applications since their use in the 1900s as radio detectors [4], which were notably vital during WWII. With the advent of planar techniques, the main advantage of SB junctions became their speed, due to majority carrier transport, and their ability to support high power operation compared to p-n junctions. Modern applications include their use as gates in metal-semiconductor field effect transistors (MESFETs), power devices, photodetectors, and solar cells, while of course they remain important for RF and microwave devices [5].

The use of SBs as a replacement to the doped source and drain regions of a transistor was first proposed in 1966 [6]. It was often considered as a device that would always perform worse than a conventional MOSFET because of the increased source/drain resistance. While simulations have shown that for very small devices, the SB can be an asset, they have not been commercially viable to date [7–9]. Some of the advantages that they still afford, such as economy of fabrication, may prove them yet to be an exploitable technology as the increased environmental and monetary costs of computing become more problematic. Emerging technologies such as carbon nanotube transistors are also essentially SB devices and are being considered as a promising candidate for computing in the 2028–2037 time frame [2].

As devices for computing become ever more exigent and the performance of 1D and 2D materials is enhanced to meet this challenge, the line between research in TFTs and those for high performance computing intersects. A variety of different materials fabricated in TFT geometries are now promising for use in many different electronic devices, which we term ubiquitous electronics [10], where very high performance may not be needed. TFTs are often limited by their comparatively poor material properties (low mobility, large variability due to lower precision fabrication methods), which give rise to scaling limitations. However, advantageous use of a gated SB, commonly called a source gated transistor or SGT [11], can significantly improve device performance and promises to reduce device sizes into the nanometer regime. Another emerging technology that uses SBs advantageously is the reconfigurable field-effect transistor (RFET), where gating of the SB enables operation as an n- or p-type

transistor at will [12]. This allows for decreased complexity and reconfiguring of circuits at the level of the devices.

Operation of conventional MOSFETs is well-known to improve as temperature is decreased, due to an increase in mobility from decreased phonon scattering. Nevertheless operation at low temperatures has not been exploited due to the difficulty and expense of cooling. With the recent interest in quantum computing technologies, however, cryogenic electronics is of increasing importance. At very low temperatures, carriers in semiconductors freeze out and contacts therefore need to be degenerately doped or made from Schottky barriers. SBMOSFET transistors thus hold some potential for low temperature applications. In addition, if the metallic source and drain become superconducting, a novel type of quantum computing implementation can be realized.

Schottky barrier devices are thus of increasing importance in three different fields of emerging electronic technologies: high performance computing, ubiquitous electronics and cryogenic electronics. By reviewing how SB devices can be used advantageously in these fields in a single paper, we hope to enable synergies between distant fields that can enhance research going forward. The rest of this section focuses on some of the basic physics necessary to understand these devices and brings the reader up to date with the most recent research in theoretical modeling. It concludes with a discussion of Si and Ge SBMOSFETs, which have been widely studied and serve as a basis for understanding the other technologies explored here. The remaining sections are organized according to these three main fields of application: (1) high performance computing, (2) ubiquitous electronics and (3) cryogenic electronics. Throughout we include references to more specialized reviews and focus on the role of Schottky devices.

1.1. Formation of the Schottky barrier

When a metal with work function ϕ_m is placed into intimate contact with a semiconductor with an electron affinity χ and Fermi level position ϕ_n below the conduction band, a net charge transfer occurs at the interface. An ideal theory for understanding these junctions, due to Mott and Schottky, is depicted in the energy band diagram in figure 1 for $\phi_m > \chi + \phi_n$. An abrupt barrier, called the SB, arises at the MSJ due to the delta function of charge at the metallic interface. A charge depleted region that extends into the semiconductor also forms. In comparison with a p-n junction, where there is a depletion region on both sides of the interface, the SB allows for a much smaller space-charge region. SBMOSFETs are therefore advantageous for avoiding the merging of the depletion widths, which results in short-channel effects in reduced-dimension MOSFETs.

The standard ideal description of MSJs assumes that (a) a maximum electric field occurs in the semiconductor, very close to the interface (due to image charge lowering) [13], (b) the only charges involved in the semiconductor are the donor impurities with concentration N_D , and (c) the space charge region is confined to a depletion zone, delimited by width W_D .




Figure 1. Energy-band diagrams of MSJs. (a) Relative electronic energies of a high work-function metal and an n-type semiconductor in separate systems. The work function of the metal $q\phi_m$ is the difference between the Fermi level E_f and vacuum level E_0 [5]. (b) Relative electronic energies of the two systems in intimate contact. As the distance between the two systems is decreased, a barrier $q\phi_{Bn0}$ between the interface results, as shown in (b). The band bending in the semiconductor represents the built-in potential, where $\phi_{bi} = \phi_m - \chi - \phi_n$. From [5] John Wiley & Sons. Copyright © 2007 John Wiley & Sons, Inc. All rights reserved.




Figure 2. Energy band diagram of Schottky barrier lowering between a metal surface and an n-type semiconductor. Note that the barrier is not at the MSJ, but is located at a distance X_m from the interface. [5] John Wiley & Sons. Copyright © 2007 John Wiley & Sons, Inc. All rights reserved.

Solving the Poisson equation we find

$$W_D = \sqrt{\frac{2\epsilon_0\epsilon_s}{qN_D} \left(\phi_{bi} - V - \frac{k_B T}{q} \right)} \quad (1)$$

where ϵ_s is the dielectric constant of semiconductor, k_B is the Boltzmann constant, T is the temperature in Kelvin, V is the applied voltage, and ϕ_{bi} is the band bending in the semiconductor, known as the built-in potential. The length of the depletion region decreases with increasing doping concentration, which in general is limited by the solid solubility limit of the particular dopant. Note, however, that advanced techniques such as gas immersion laser doping [14] can overcome this limitation and are an important area of ongoing research.

Image charge lowering plays a role in the electrostatics during electron transport and becomes increasingly important in reduced-dimensional devices. As depicted in figure 2, this lowering is the result of the reduced field at the interface from the electrostatic attraction of a negative charge moving towards it. The resultant image charge lowers the barrier by

$$Df = \sqrt{\frac{qE}{4\epsilon_0\epsilon_s}}, \quad (2)$$

where E is the externally applied electric field across the metal/semiconductor interface.

Although this ideal theory is taught in semiconductor physics classes, we know from extensive research that the observed barrier height is rarely the one obtained from this analysis. While larger work-function metals do tend to have larger barrier heights, the dependence is much weaker than expected. The lack of correlation between the barrier height and the work-function is often attributed generically to ‘Fermi-level pinning’, covering a wide variety of different effects, including inhomogeneities at the junction, surface

states at the interface due to either defects or to metal induced states, or chemical bonding at the interface [15]. Many of these models have similar dependencies with temperature and voltage and it is therefore difficult to disentangle the origin of the deviations of the barrier height without additional structural characterization techniques or different experimental conditions for the formation of the SB. Nevertheless, enormous progress in understanding has been achieved, as described in two excellent review articles [15, 16]. This progress originates from three significant advances: (1) the realization of epitaxial MSJs using molecular-beam epitaxy resulting in inhomogeneity-free interfaces, (2) the advent of scanning probe technologies allowing electrical measurements of nano-scale junctions, and (3) the development of powerful computers enabling first-principles *ab initio* calculations. This knowledge now makes it possible to understand and engineer the SB to a high degree of precision. For simulations and after an eventual optimization of the experimental devices, the Schottky barrier height (SBH) can be considered a parameter obtained from measurements. The mostly widely explored MSJs involve silicon/metallic silicon alloys, known as silicides, because of their wide industrial use in CMOS technology. These investigations have allowed thorough investigations of Si SBMOSFET devices.

Understanding the SB formation in more novel materials is an important subject of current research. An excellent review on the nature of contacts with one- and two-dimensional materials can be found in [17], while more recent reviews focused on two-dimensional materials can be found in [18–20]. Understanding the image charge lowering in bounded geometries [21] and the variation of the SB height in nanowire geometries have been explored by Calahorra *et al* [22], and measurements of barrier heights on Si nanowires

using photoemission have been carried out by Yoon *et al* [23].

1.2. Current Transport

Electron transport in rectifying MSJs can be broadly grouped into 3 limiting transport mechanisms [5, 24]: (1) transport over the barrier, (2) tunneling through the barrier including direct, thermal- and trap-assisted tunneling, and (3) mechanisms occurring just adjacent to the barrier, such as diffusion and recombination. The overall current is modeled by a combination of these processes. Room temperature transport processes at the SB junctions that are used for transistors are most typically fully described by transport over the barrier via thermionic emission (TE), and direct/thermal assisted tunneling through the barrier [9], which are therefore the focus of this section.

The large majority of treatments of the current transport in SB diodes use semi-classical approximations. For TE and diffusion transport the basic equations can be rigorously derived from the Boltzmann transport equation [25], which provides a complete description of the distribution function.

This formalism assumes that the band structure can be included into an effective mass and that the potential due to the applied field is small and does not vary rapidly in space.

The thermionic theory, proposed by Bethe [26] in 1942, describes how carriers with energies larger than $q\mathcal{E}_{Bn}$ or $q\mathcal{E}_{Bp}$ overcome the SB and contribute to electron transport. The total current is the sum of the two current densities that flow from the metal to the semiconductor and from the semiconductor to the metal. The current density is found by integrating over the concentration of electrons with velocities v_x in the transport direction and sufficient energy to overcome the barrier. In this classical calculation, the velocity is isotropic and given by a Maxwellian distribution with band structure taken into account via an effective mass m^* . The sum of both current contributions for electrons is given by [13, 27–29]

$$J_n = J_{TE} \left[\exp\left(\frac{qV}{k_B T}\right) - 1 \right], \quad (3)$$

where

$$J_{TE} = A^* T^2 \exp\left(-\frac{q\mathcal{E}_{Bn0}}{k_B T}\right). \quad (4)$$

Here \mathcal{E}_{Bn0} denotes the intrinsic barrier height and

$$A^* = \frac{4pqm^*k_B^2}{h^3} \quad (5)$$

is the effective Richardson constant with h the Planck constant and m^* the effective mass. In this approximation quantum-mechanical reflections and optical-phonon scattering have been neglected, but detailed research has shown how to include these effects [28, 30] and subsequently how to include them in a modified effective Richardson constant. In silicon, $A^* = 120 \text{ A cm}^{-2} \text{ K}^{-2}$ for electrons and $40 \text{ A cm}^{-2} \text{ K}^{-2}$ for holes. Other descriptions of transport over the barrier can include diffusion theory [5], which becomes important for

materials with a small density of states. Image-force lowering must also be included, where the resulting barrier height \mathcal{E}_{Bn0} for electrons from equation (4) is reduced by $\Delta\mathcal{E}$ from equation (2) [5]. The effective mass in the prefactor of this equation results in lower thermionic field emission for materials like Ge and GaAs.

Typical treatments of quantum mechanical tunneling in SB devices follow the method first considered by Bardeen [31], originally developed to explain tunneling in superconducting electrodes separated by a thin oxide. It was later extended by Harrison [32] to include regions of varying band structure. This approach solves the Schrödinger equation directly by separating the system into distinct sub-systems with known Hamiltonians and then uses the Fermi golden rule to obtain the transition probability, assumed to be constant in energy. Stratton first applied it to tunneling between two conductors through an insulator, assuming parabolic energy-momentum relations [33], and later to SBs [24]. The main shortcoming of the latter paper was that the pre-exponential terms in the forward and reverse bias resulted in different constants, such that it was unable to obtain zero current at zero bias. This was resolved by the work of Crowell [13], who noticed that due to image charge lowering the barrier occurs not at the metal/semiconductor interface but inside the semiconductor. Therefore, the effective mass in the Richardson constant should always be that of the semiconductor.

Following Crowell, the tunneling current from the semiconductor to the metal (after integration over momentum transverse to the metal/semiconductor interface) is given by [34]

$$J = \frac{A^* T}{k_B} \int_0^\infty dx [f_s(\xi) - f_m(\xi)] \square(\xi), \quad (6)$$

where $f_s(\xi)$ and $f_m(\xi)$ are respectively the Fermi–Dirac distribution functions of occupied states on the semiconductor side of the junction and unoccupied states on the metal side of the junction, and $\square(\xi)$ is the one-dimensional transmission probability for the barrier with an energy ξ , associated with the component of momentum normal to the metal-semiconductor interface. Note that this equation can also describe TE when $\square(\xi) = 1$ and the limits of integration extend to the top of the barrier. In this framework, calculating the tunneling current is reduced to calculating the transmission coefficient.

Before discussing how the transmission coefficient can be calculated, we first briefly discuss the Richardson constant A^* , which appears in both the tunneling and the TE equations.

In the ideal theory A^* is defined by equation (5), but the effective mass used in this equation can be different for direct tunneling versus thermally assisted tunneling and TE [13, 25]. Nevertheless, this work assumes that the effective mass should be that of the semiconductor and independent of the metal and that there is no interfacial oxide layer between the metal and the semiconductor. Research by Toyama has shown, however, that the Richardson constant varies with film thickness [35, 36]. Work exploring tunneling of metal-insulator-semiconductor junctions showed that the effective mass of each region needed to be included in order to

correctly match boundary conditions [37, 38]. Variations of the Richardson constant from the ideal value are thus often attributed to the presence of a tunnel barrier at the MSJ and the resulting impact due to the additional prefactor from this mismatch of effective mass. More recently, the effective mass of the metal was used to obtain a value intermediate between that of the metal and that of the semiconductor, and was used to explain TE transport in SB SiC diodes [39].

The transmission coefficient $T(\xi)$ has been the target of many different approximations. The most extensively used technique is the Wentzel-Kramers-Brillouin (WKB) approximation, which assumes that the amplitude of the wavefunction varies slowly compared to the phase so that, as in the classical case, the total energy is greater than the potential energy [40–42]. The Gundlach method [43] assumes that the potential barrier is linear, and transforms the Schrödinger equation into Airy functions. The transfer matrix method approximates the barrier in the transport direction as piecewise linear functions and determines the transmission coefficient for each one. Finally, the wavelet methodology approximates the wavefunction by a wavelet [44, 45].

We briefly recall the WKB approximation for determining the transmission coefficient [40–42]:

$$T(x) = \exp\left(-\frac{2}{\hbar} \int_{x_1}^{x_2} \sqrt{2m(V(x) - E)} dx\right) \quad (7)$$

where x_1 and x_2 are the classical turning points, $\xi \ll V(x)$ and equation (7) is real. This approximation has been extensively explored by Padovani and Stratton [24] for barriers of arbitrary shape. Most often, however, it is approximated as triangular, with $V(x) = q\phi_{Bn0} - qEx$. This results in the analytical solution

$$T(x) = \exp\left(-4 \frac{\sqrt{2m^*}}{3\hbar qE} (q\phi_{Bn0} - E)^{3/2}\right), \quad (8)$$

which leads to Fowler-Nordheim type equations.

As devices are scaled down, three-dimensional calculations become inaccurate. Other formalisms that can be employed include Wigner functions, the non-equilibrium Green's functions (NEGF)—Landauer method and/or combining these with *ab initio* calculations. The Wigner distribution function method [46] has typically been used to explore transport in systems far from equilibrium, most notably resonant tunneling diodes [47], where the non-stationary description is important. It models the system using a density operator (the Wigner function) whose time evolution is given by the Liouville-von Neumann equation. Solutions can be obtained using either finite difference or Monte Carlo methods. This technique has also successfully been applied to explore quantum transport in ultra-scaled MOSFETs [48].

A large majority of the models that are used to model transport through the SBs in SBMOSFETs are based on the semi-classical TE and tunneling methods because the quantum methods consume large computing resources for just the calculation of transport at the SB. Quantum techniques that describe transport in SBMOSFETs typically use the SB

height as a boundary condition, grouping the different types of transport into a unified treatment [49, 50].

1.3. Silicon and germanium SBMOSFETs

During the past 25 years, research has shown that Si SBMOSFETs are intrinsically lower cost, more energy efficient and inherently more scalable than conventional doped source/drain MOSFETs [7–9]. As a result of the many obstacles in realizing this technology, however, there has been little industrial exploitation. We briefly review their fabrication and advantages as they serve as a basis for all the SB transistors considered in this review.

SBMOSFETs as depicted in figure 3(a), are realized by depositing a metallic layer onto the semiconductor source and drain contact regions, typically with a self-aligned process. To ensure reproducible, void-free and geometrically well-defined metal/silicon interface regions, a post-deposition anneal (PDA) step is carried out. In silicon the metallic region formed by the PDA typically results in a metallic alloy, known as a silicide [51]. These materials have been widely used in conventional doped source/drain FETs (DSDFETs) to realize ohmic contacts at the doped source and drain regions, as well as for doped poly-Si gate electrodes. The formation of many metal silicides is a result of the diffusion of the metallic atoms into the silicon. For SB transistors this leads to an overlap of the source/drain regions with the gate and additional control over the band bending near the interface. MSJs involving low-doped silicon result in Fermi-level pinning closer to the valence band edge, resulting in a low SB height for holes. Rare-earth silicides such as those involving yttrium, erbium, holmium, dysprosium and gadolinium [52] form low n-type Schottky barriers to silicon. By comparison, for Ge, where the metallic compounds are known as metal germanides [53], there is generally a lower phase stability compared to silicides.

Depending on the SB height of the junctions, two distinct operating regimes are differentiated: (a) unipolar SBMOSFET with small barrier height or near-ohmic contacts for electrons or holes and (b) ambipolar SBMOSFET with a substantial barrier height for both electrons and holes. An ideal SBMOSFET for high performance computing corresponds to type (a), with the SB at the source playing a significant role in preventing the 'off' state leakage current between the source and the channel [7]. In the on state the SBs would become nearly or even completely transparent and the device would operate as a conventional doped source/drain FET (DSDFET). In the ideal case then, the difference in transport would be predominantly found in the sub-threshold region. For low power analog electronics, case (b), ambipolar SBMOSFETs can be employed, as will be discussed in the section on ubiquitous computing. Figure 4 shows a schematic band diagram and transfer characteristics of a Si SBMOSFET device. Figure 4(a) is biased as a p-type transistor in the on state, where the band bending is inverted so that not only TE over the barrier occurs but also direct and thermal assisted tunneling processes. These are the same processes described for MSJs in section 1.2. An example of the characteristics of a




Figure 3. (a) High-resolution TEM of a 22 nm p-type SBMOSFET. (b) A Schottky barrier exists along the perimeter of the source (and drain) electrodes, where there is contact to the silicon substrate. This barrier presents an impedance to the flow of current in the device that is not present in a conventional doped source/drain MOSFET. The electric field E at the SB, indicated by the arrow is normal to the metallic surface and therefore has a strong lateral component, especially near the source. In contrast, the electric field near the source in a conventional device (c) is nearly vertical. © [2006] IEEE. Reprinted, with permission, from [7].




Figure 4. (a) Schematic band diagram of a p-type SBMOSFET in the ‘on’ state with three possible types of transport indicated (direct tunneling, DT, thermal assisted tunneling, TAT, and TE). (b) Room-temperature characteristics of an experimental PtSi-based SBMOSFET on FDSOI at $V_d = 100 \mu\text{A}$. The transistor was fabricated using standard CMOS technologies [55, 56] with a buried oxide layer (BOX) of 145 nm and a slightly n-doped channel (800 nm wide/60 nm long). The silicon substrate can be used as a back-gate, in addition to the top gate. (Left) Source/drain current I_{ds} vs top-gate voltage for various values of the applied back gate voltage V_{bg} . (Right) Scaling of I_{ds} vs $V_g - V_{th}$ for various values of V_{bg} . The solid line shows the SS.

pSBMOSFET is shown in the device in figure 4(b) with a Subthreshold Swing SS of $92 \text{ mV Decade}^{-1}$. Understanding the current transport mechanisms in the sub-threshold and other regimes of operation is an important part of the literature. Note that the effective barrier to transport in the sub-threshold regime includes not only the SB height, but also the height of the bands that rises above it. In this region, transport occurs by TE and the current is very small. Nevertheless, the changing effective barrier height to carriers, due to changes in gate potential, causes large changes in the sub-threshold current. The threshold voltage in bulk SB

devices can thus be defined as the V_g value corresponding to the flat-band voltage [54].

Ideally, on-state device performance is equivalent to that of DSDFETs. In practice, however, this will occur only when the SB is completely transparent, which is challenging to achieve. Nevertheless, linear or ohmic contacts can be realised by strong or even degenerate doping of the semiconductor, where the SBH to the valence or conduction band edges can be reduced to 0.1 eV. Moreover, for doped Si and Ge semiconductors a special situation can occur during the PDA when the phenomenon of dopant segregation takes place. This has been observed experimentally through ion




Figure 5. Comparison of the electric field underneath the silicon oxide of n-type SBMOSFET versus classical n-type MOSFET (coordinates origin set to the center of the device). The simulations were performed for the following device characteristics: $V_d = 1$ V, $V_g = 1$ V, $T = 300$ K, $L_{\text{channel}} = 22$ nm. The electric field for the SBMOSFET is one order of magnitude greater than for the MOSFET. The effect of Schottky barrier lowering strengthens this effect. Note that ErSi was introduced with a Schottky barrier height of 0.27 eV and a nonlocal tunneling model was used for the n-type barrier.

SIMS profiles and further described theoretically with DFT calculations by Kinoshita *et al* [57]. Typical dopant impurities for Si and Ge, like P, As, Sb and B, show a low or even zero solubility in many metal silicides and germanides [58]. Consequently, during the metal-silicide/-germanide growth, the impurity atoms initially residing in the transformed semiconductor region are dissolved and displaced by diffusion and finally accumulate in the semiconductor adjacent to the MSJ. Measurements show that the dopant atoms are not built into the semiconductor lattice because of the low silicide formation temperatures. Instead, they tend to reside as interstitials, influencing the band alignment at the Schottky junction. Experiments demonstrated that B and As dopants in CoSi_2/Si junctions [57] and B, P and As dopants in $\text{Ni}_x\text{Si}_{1-x}/\text{Si}$ films [59] are the most efficient for dopant segregation.

The SB at the source/drain will thus influence the flow of current and the distribution of charges and depend on the device materials, the voltages, temperature of operation and other factors such as interface states, barrier inhomogeneities [60], etc. The device physics of the SBMOSFET can be quite complex. We now address the more subtle differences between SBMOSFETs and DSDFETs with a focus on the advantages of SBMOSFETs.

1.3.1. Charge transport near the Schottky barrier. The metallic source/drain electrodes constrain the electric field to be normal to their surfaces and will be determined almost exclusively by the shape of the metallic electrodes, as shown

in the simulations in figure 5. This contrasts conventional DSDFETs, where, except in specific circumstances, such as near the drain under high drain voltage, the field near the source is largely vertical. It is independent of the details of the source/drain regions, as shown schematically in figure 3(c) and in the lateral direction by the simulations in figure 5. Carrier emission from the source is simply from one type of silicon to another and there is no abrupt change in velocity as charge carriers transit from source to channel.

Multiple authors have explored experimentally and via two-dimensional (2D) technology computed aided design (TCAD) simulations the effects of a metallic source/drain on device performance. A review from 2006 describes earlier devices [7], while Valentin [61–63], Pearman [64, 65], Raskin [66] and Du [67] have documented the differences in transconductance (g_m), gate capacitance (C_{gg}) and unity current gain frequency (f_T) between SBMOSFETs and conventional DSDFETs. All of these investigations show that despite reductions in g_m , f_T is higher for SBMOSFETs compared to DSDFETs because of significant reductions in C_{gg} . The root cause of the reductions in C_{gg} with finite SB height at the source/drain junctions remains unclear, but we see two possibilities. The first is that the SB limits transport in the channel resulting in less charge and therefore less sensitivity in the channel region to changes in gate voltage, as explored by Valentin [61] and Pearman [64]. The second one is that strong lateral electric fields near the source result in ‘hot’ charge carriers—carriers not in thermal equilibrium with the lattice—transiting the channel at a depth somewhat beneath the gate oxide. These carriers are likely ‘hot’, due to large initial velocities when emitted from the metallic source electrode, where Fermi velocities can be 10–20 times the saturation velocity of carriers in silicon. A qualitative comparison of the inversion layers—not based on simulation but rather educated approximation—is shown in figure 6. Within the Thomas–Fermi approximation, carriers leaving the source will travel approximately the Debye length before their velocity adjusts to that of the semiconductor [5]. Such effects have been especially observed to result in a strong injection of charges from the source into the gate in asymmetric transistors with a single source SB, such as in [68]. This effect should become more important as device dimensions approach the Debye length, (20 nm at a doping of $1 \times 10^{17} \text{ cm}^{-3}$ [5]). Its existence could explain, at least in part, the observed decrease in C_{gg} .

A series of papers by Shih, Luo and co-authors [69–73] have examined, both via 2D TCAD simulation and experiment, the effects of metallic source and drain electrodes on the performance of both floating gate and charge trapping non-volatile memory cells. Their results show how charge carriers near the source attain velocities large enough to enable charge trapping in oxide-nitride-oxide (ONO) structures, something that is not observed in conventional DSDFETs, in accordance with the schematic depiction in figure 6. Further, programming efficiencies are observed to be several orders of magnitude larger for SBMOSFETs, which can be explained by large velocities near the source. Simulations of injected charge in ONO films show the lateral




Figure 6. Schematic depiction of carrier injection from the source into the channel region for: (a) an SBMOSFET and (b) a conventional DSDFET. In the case of (a), large lateral electric fields near the source are postulated to produce hot carriers, that is, carriers not in thermal equilibrium with the silicon lattice, a phenomena that is not observed in (b), which features a conventional inversion layer in thermal equilibrium with the lattice at the source-end of the device.

extent of the charge distribution to be around 20 nm, about $3 \times$ smaller than for conventional DSDFETs, and in agreement with the order of magnitude of the Debye length.

The effects of these source-side hot-carriers on long-term device degradation and reliability has received little attention in the literature and is a field of study that deserves significant attention.

1.3.2. Lower parasitics and off current. There are two parasitics that can be significantly different in SBMOSFET devices: the parasitic series resistance, the parasitic bipolar gain. The parasitic series resistance, defined as unwanted resistance external to the channel of the transistor, is greatly reduced in an SBMOSFET compared to a conventional DSDFET. The MSJ resistance, which is the largest component in a DSDFET, is now technically part of the channel in an SBMOSFET and is therefore no longer parasitic. While this may seem a mere exercise in semantics, there are important differences. In DSDFETs, the resistance associated with the SB, R_{SB} is generally a fixed, constant number and depends only on the SB height and doping density on the semiconductor side. Often, a mid-gap SB system is used (for both p and n-FETs), with a high doping density.

As we saw from our discussion above, R_{SB} for an SBMOSFET strongly depends on the gate voltage. Typically a metal with a low SB to the conduction band of the semiconductor is used for n-type devices and a metal with a low SB to the valence band is used for p-type devices, with the exception of RFETs, which require mid-gap SB heights. The overall channel resistance of an SBMOSFET, including the Schottky junctions on either end, is therefore a strong function of the gate voltage. The sheet resistance of the metal, R_{sh} , which is 1–2 orders of magnitude smaller than that of doped silicon, is still present, depicted in figure 7. There is also the very small metal-to-metal contact resistance (R_{con}) to the plugs, which connect to upper metal layers. The parasitic resistance in an SBMOSFET is therefore an almost negligible fraction of the total resistance (typically $\sim 1\%$ or less [7]). For a conventional DSDFET the parasitic resistance can be much larger, as high as 50% in highly scaled devices.

An n-type DSDFET typically has heavily doped n-type source/drain regions and an oppositely doped (p-type) body region. As a result, there is an unavoidable parasitic NPN




Figure 7. Parasitics in SBMOSFETs. For SBMOSFETs R_{SB} is technically part of the channel and is therefore not parasitic. The relatively small sheet resistance (R_{sh}) of the metallic source (and drain), along with the very small metal-to-metal contact resistances (R_{con}) of the plugs from the upper layers of metal make up the total parasitic resistance for the SBMOSFET. The intrinsic parasitic bipolar transistor is also shown.

bipolar transistor. Under normal operating conditions this NPN is dormant, as the base-emitter junction is not forward biased because the source and body potentials are usually tied together or, in some cases, reverse biased. However, the body can become forward biased with respect to the source if, for example, the p-type body is filled with holes resulting from either impact ionization in the inversion layer or from an ion-strike. The NPN can then become activated and will amplify the original hole current into a much larger electron current. Bipolar amplification gains of around $\sim 200 \times$ are typical for silicon NPN devices. Worse, this mechanism can, under the right conditions, become self-sustaining and uncontrolled by the gate electrode, usually resulting in the destruction of the device and the surrounding circuitry. This positive feedback loop can occur within single transistors or in CMOS circuits with complementary n- and p-type devices. Modern device designs such as fully depleted silicon on insulator, FDSOI, Tri-Gate FETs, FinFETs, and GAAFETs attempt to mitigate this problem by operating at low supply voltages to minimize impact ionization and also by minimizing the volume of the body region to limit charge collection during an ion-strike. SBMOSFETs, however, have a key advantage in this respect: the gain of the NPN device is much less than unity, and therefore the positive feedback loop mentioned previously cannot exist. This is due to differences between the physics of current transport across a Schottky junction (thermal

emission) vs a p-n junction (drift-diffusion). As a result, SBMOSFETs are inherently immune to all parasitic bipolar action. This is true regardless of device profile, doping profiles, ionization radiation intensity, temperature, device layout, operating voltage, etc. Device design is thus liberated from having to consider unwanted bipolar gain, providing a real advantage especially in some cases, for example in power devices.

Minimizing the off-state leakage between source and drain in DSDFETs is a major challenge for highly scaled devices where direct source-to-drain tunneling currents can occur. The presence of a finite SB at the source/channel interface therefore provides SBMOSFETs with a built-in advantage. Modern device designs such as the tri-gate FET, FinFETs and gate-all-around FETs (GAAFETs) are all attempts to exert greater gate control over the channel in order to reduce off-state leakage while keeping on-state drive current large.

The leakage currents in a conventional DSDFET are controlled by creating electrostatic barriers in the channel, denoted as $\bar{\epsilon}_{es}$, by introducing dopants of the appropriate type, concentration and location into the substrate, and/or gate material engineering. These techniques work equally well in an SBMOSFET and serve to augment the existing SB, $\bar{\epsilon}_{SB}$, in order to create a larger total barrier ($\bar{\epsilon}_{tot}$) and lower the leakage current. The presence of a finite $\bar{\epsilon}_{SB}$ allows for a measure of flexibility in device design. Specifically, $\bar{\epsilon}_{es}$ can be reduced via channel doping and/or gate material engineering, to keep the leakage current constant compared to the zero- $\bar{\epsilon}_{SB}$ case. Simulations have shown that the channel doping for a 25 nm SBMOSFET can be reduced by as much as 1–2 orders of magnitude [7]. Reductions in channel doping may also lead to beneficial reductions in gate and junction capacitance, due to the wider extension of depletion regions. Of course, the presence of a SB will also impede the flow of current in the on state. The net effects of the SB on both the drive and leakage currents will depend on the details of the device architecture: SB height, source and drain position and profile, channel dopants, channel length, etc.

As devices approach the sub-10 nm regime, direct source-to-drain tunneling becomes important in MOSFETs. Simulations by Cho *et al* used NEGF simulations to compare sub-10 nm SB and double-gate MOSFETs and showed that methods such as source/drain underlap and optimization of the body thickness can suppress direct source-to-drain tunneling in both devices, but that the double-gate MOSFETs show higher performance due to higher drive currents [8]. The caveat of this work, however, is that the SB was assumed to be 0.1 eV, and image charge lowering was not considered. Semiclassical simulations that do take this into account suggest that at nanoscale sizes the image charge lowering can reduce the barrier sufficiently to make it transparent [9].

1.3.3. Improved Manufacturability. If the metallic source/drain regions of an SBMOSFET are silicides, as is almost always the case in Si devices, there are several manufacturability advantages compared to a conventional




Figure 8. An illustration of the manufacturability advantages of the SBMOSFET over conventional DSDFETs.

DSDFET (figure 8). Most important are the simplicity and lower energy associated with the silicide formation. Metal deposition, anneal and unreacted-metal strip are done at much lower processing temperatures compared to doping, and are high-throughput and high-yield steps. Silicides for both p and n-type devices, for example PtSi and ErSi₂ respectively, are typically formed at 450 °C, cause no damage to the lattice, and result in low-resistance films that have atomically abrupt interfaces to the silicon substrate. The final lateral and vertical extent of the silicide film is determined by the thickness of the original metal layer, which, once reacted to completion, is invariant with additional annealing, thus providing a wide process margin. The contact resistance of these silicides to metal ‘plugs’ from upper metal layers is also very small, as expected for metal-to-metal contacts. Overall the SBMOSFET will have fewer processing steps and also consume less energy due to removal of the doping steps. Therefore, it remains a very interesting device for industrial use, especially for applications seeking to reduce energy consumption and process complexity.

2. Schottky barrier transistors in high performance computing applications

A large part of the semiconductor industry focuses on realizing the fastest and smallest transistors for intensive computing applications such as data centers, scientific calculations and artificial intelligence. Conventional techniques to improve MOSFET performance are (1) reducing the channel length (and simultaneously scaling the other parameters to limit short channel effects); (2) thinning the transistor’s body (as in FDSOI devices) or wrapping the gate all-around the channel (as in trigate or GAA transistors) to improve electrostatic control over the channel potential; and (3) increasing the channel carrier mobility using a combination of materials and strain engineering.

Shrinking transistor dimensions using a top-down approach becomes increasingly difficult at nanoscale sizes. For this reason, there is great interest in bottom-up fabrication strategies, and in particular synthesizing nanoscale building blocks such as nanowires, nanotubes, graphene and transition metal dichalcogenides for use as starting materials. Transistors made from these nanomaterials can be considered as TFTs, but historically, these two communities have had limited interactions. A recent article makes important inroads into developing benchmarks and performance metrics [74].




Figure 9. Schematic representation of (a) a very thin bulk material and (b) a 2D material with atomic thickness levels. © [2015] IEEE. Reprinted, with permission, from [81].

An overview of nanomaterials in transistor geometries can be found in [75], the use of 2D materials for future integrated circuits is discussed in [76], and [77] provides a recent overview of digital electronics using carbon nanotubes. Excellent reviews on the state of the art of nanowire electronics and bottom-up silicon nanowires can be found in [78] and [79, 80] respectively.

There has become a fine line between technologies meant to target high performance computing applications and those that can be used for ubiquitous electronics, discussed in section 3 of this article, as what might be a detriment in one may serve as an advantage in the other. In this section, we consider devices realized in 1D and 2D materials and focus on how the SB can be problematic for high performance devices. This leads to section 3, ubiquitous electronics, where the focus is on devices that can take advantage of the SB.

2.1. 2D materials

2D materials are an ultimate solution to thinning the transistor body to improve electrostatics. The atomic thickness may enable very small gate length 2D FETs, thus paving the way for gate length scaling into the nanometer and even sub-nanometer regime [76, 81]. The significant ongoing research and development effort has resulted in the technology being identified by the international roadmap for devices and systems (IRDS) as a potential candidate for devices beyond CMOS [2]. Nevertheless, a large contact resistance is observed in 2D devices, typically preventing experimental realizations that are competitive with contemporary Si or even Carbon NanoTube CNT technology.

These materials exist in a large variety of classes including metallic, semiconducting, insulating, and recently even magnetic and superconducting. The schematic comparison of 2D and bulk materials in figure 9 [81] shows how the surfaces of 2D materials are free from dangling bonds, consistent with physical properties at the monolayer regime [82–84]. A dominant critical issue is therefore the interface engineering and especially the optimization of the contacts. Several proposed solutions include inserting a buffer layer between semiconductor and metal, realizing van der Waals (VdW) contacts, edge contacts, novel doping and surface engineering. These techniques have been described in an excellent recent review [20]. Nevertheless, SBs can easily dominate the transport and many 2D semiconducting transistors are essentially small-scale SBFETs [85].

Although the first exfoliated 2D semiconductor was reported in 1986 [86], it was the demonstration of the electric field-effect in single layer graphene, exhibiting unprecedented carrier mobilities and ballistic transport at room temperature [87], that sparked the recent intensive research effort. Graphene, however, has a zero band gap and is not suitable for logic applications, although it may find use in radio frequency applications [88]. Numerous 2D materials have been explored in this context for the past 10 years and are the subject of ongoing research to develop potential electronic applications [89, 90]. Of particular importance are single-layer 2D FET devices based on the transition metal dichalcogenide (TMDs) family, which have a general formula MX_2 , where M is a transition metal (e.g. Mo, W) and X is a chalcogen atom (e.g. S, Se, Te) [91]. Mo and W-based TMDs are semiconducting with a thickness-dependent band gap that transitions from indirect (bulk) to direct (up to a few-monolayers) [92]. Cao *et al* rigorously analyzed the performance and scalability of 2D semiconductors, especially MoS_2 , through dissipative quantum transport simulations for sub-10 nm technology nodes [81]. Figure 10 clearly demonstrates that MoS_2 transistors outperform Si devices in terms of (a) evaluated SS and (b) drain induced barrier lowering (DIBL). In (c), calculated I_{on} for devices with different numbers of layers of MoS_2 and Si are compared for high performance and low standby power technologies. It is observed that MoS_2 devices show higher I_{on} compared to Si devices because of the poor electrostatics in the latter. More than 3 layers of MoS_2 must be avoided for sub-10 nm nodes, however, because of worsening electrostatics. Experimental MoS_2 FETs have indeed shown superior immunity to short-channel effects [93], and also high saturation velocity ($2.8 \times 10^6 \text{ cm s}^{-1}$) in few-layer devices [94]. Nevertheless, the main problem remains the high source/drain contact resistance. Shen *et al* have recently reported breakthrough results of ultra-low contact resistance using Bi contacts to MoS_2 transistors, and proposed that Bi-TMD technology could potentially meet the IRDS targets for logic transistors [95]. Nevertheless the thermal stability of this solution may prevent its large scale implementation.

It has been more difficult to realize p-type TMD FETs due to strong Fermi-level pinning at the semiconductor interface with most metals, which also results in large contact resistances [96]. Li *et al* fabricated p-FETs based on few-layer black phosphorus (BP) that demonstrated reliable performance and ambipolar behavior [97]. Realization of transistors in ambipolar materials such as WSe_2 and WS [98] have also been explored. To date their device performance for high performance computing has not been assessed as well as the MoS_2 devices.

In order to improve the performance of existing FET technology based on 2D materials, different device architectures are also being investigated. These include devices based on vertical and lateral heterostructures of 2D materials. 2D–2D heterostructures are known to form either Schottky contacts or PN junctions, depending on the type of material used. Graphene is generally used as the contact material, while semiconducting 2D materials are used as the channel or junction materials, and hBN is used as the gate dielectric [99].




Figure 10. A comparison of (a) SS, (b) DIBL, and (c) on-current vs gate length for ultra thin body Si, and one to three layer (L) MoS₂ FETs that are double-gated or semiconductor-on-insulator (SOI) structures. HP and LSTP stand for high performance and low STandby power technologies. © [2015] IEEE. Reprinted, with permission, from [81].

Heterojunction FETs based on heterostructures of 2D/3D materials are also being investigated. Here, 2D materials have an edge over conventional channel materials such as Si for the fabrication of ultimately scaled heterojunction FETs, as field-effect modulation of the current transport through the heterojunction provides a unique opportunity to realize band-to-band tunneling devices.

Perhaps the greatest promise for 2D materials for high performance computing is the possibility to design novel devices, and ultimately architectures based on stacking, that is not possible in conventional silicon technologies. Two recent review articles have detailed this in greater depth [100, 101]. In this way, the disadvantage of the source/drain contact resistance is offset by an advantage not possible in conventional semiconductor technologies.

2.2. Carbon Nanotubes

Single-walled carbon nanotubes (SWNTs) and nanowires have been considered as potential building blocks for future microelectronic devices because of their very small diameters and the excellent properties exhibited by single-transistor devices. Like 2D materials, the connection between nanotube and metallic contacts results in a SB, but solutions are now available to render the barrier negligible in the on-state. Simulations predict impressive 5-fold [102] to 9-fold [103] improvements in the energy-delay product (EDP) (notably coming from lower-bias operation) in comparison to Si or Si/SiGe FinFETs. The two main difficulties have been synthesizing only semiconducting SWNTs and doping the nanotubes, but some laboratories have now met the criteria for ultra large scale integration [77]. In order to do justice to this very large body of work, we first provide an overview of the advantages and disadvantages of this technology. We then focus on the role of the SB between the nanotube and the metallic contacts.

SWNTs are hollow cylinders made of sp²-bonded carbon atoms, with a diameter in the 0.7–3 nm range. Their structure,

properties and applications have been thoroughly reviewed [104–106], as well as their specific electronic and transport properties [107, 108]. Depending on their chirality (diameter and helicity), they can have a metallic or semiconducting character. In the latter case, their direct band gap scales as $\sim 0.8/d$ (with d the diameter in nm) so that typical diameters (1–1.4 nm) yield sizable band gaps (0.6–0.8 eV).

The most important assets of SWNTs in the context of carbon nanotube FETs (CNTFETs) are: (i) their atomic structure is free of dangling bonds and rugosity (which notably makes them compatible with high- κ gate dielectrics without mobility degradation [109–111]); (ii) their band structure is symmetric for holes and electrons (resulting in similar m^* for both types of charge carriers); (iii) their capacitance is low [112], which is particularly advantageous at high-frequency [113, 114]; (iv) they have exceptionally high carrier mobility for both electrons and holes; (v) they can withstand extremely high current densities ($>0.5 \text{ mA } \mu\text{m}^{-2}$ for arrays) [2]; and (vi) charge back-scattering processes associated to defects are not efficient; (vii) at low electric field the electron (and hole) mean free path associated with acoustic phonons is as high as 300–500 nm. It is reduced to $\sim 20 \text{ nm}$ at high electric field due to optical phonons [108, 115, 116].

Transport in SWNTs is mostly ballistic at low bias in long-channel devices ($<300 \text{ nm}$) and at all biases in aggressively scaled devices ($<20 \text{ nm}$). The mobility in long SWNTs (corresponding to low electric field) scales as d^2/T [117], and at RT it has been estimated to be $>10^5 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ for large diameter nanotubes [115]. The highest experimentally measured value, however, is $\mu = 79\,000 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ for an ultra-long SWNT ($L > 300 \mu\text{m}$) [118] but values in the 2500–20 000 $\text{cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ range are more typical.

This technology also has some disadvantages. The main one is the difficulty in synthesizing uniquely semiconducting nanotubes. In addition, substitutional doping, which is one of the great strengths of silicon technologies, is not possible in

carbon nanotubes. Alternative chemical and electrostatic doping strategies exist but are often unstable (such as potassium or molecular doping) and/or poorly scalable (such as multiple gates). It also remains extremely difficult to control the selective placement of SWNTs. To obtain high enough drive currents, optimized CNTFETs need to be composed of several parallel nanotubes with an optimized CNT–CNT pitch (5 nm) [75, 102], small enough to allow high current densities but not too small to ensure that the advantage of 1D electrostatics can be maintained. Research therefore focuses either on demonstrating devices and circuits using FETs made up of arrays of CNTs, or transistors with an individual nanotube, to explore device properties and scaling. Arrays typically exhibit a degraded SS and leakage current [119], due to the presence of metallic nanotubes.

Individual SWNTs were integrated as channels in FETs as early as 1998 [120, 121]. In these devices and in most of the following ones, metallic source and drain electrodes directly connect the undoped nanotube channel so that they operate as Schottky-barrier FETs [122]. Such SBMOSFET operation is notably central to understand their (lateral and vertical) scaling behavior [109, 123–125]. The change in band gap with diameter renders large diameters subject to ambipolar leakage currents, and very small diameters susceptible to large contact resistance. The ideal diameter has been predicted to be ~ 1.7 nm [102]. It is important to note that n- and p-type CNFETs operating as conventional MOSFETs (i.e. not as SBMOSFETs) were also fabricated by doping sections of the nanotube close to the metal source and drain electrodes. This resulted in improved performance but, as mentioned, the unstable chemical doping or poorly scalable multi-gate designs used strongly limit their applications when compared with simpler, more scalable self-aligned gate SBMOSFET designs [126]. Recent work has demonstrated a new electrostatic doping strategy to realize excellent control over the p-type and n-type CNTFETs using non-stoichiometric oxides [127].

A crucial difference between conventional metal/semiconductor Schottky contacts and nanotube/metal interfaces is the limited effect of Fermi-level pinning in the latter case. As a result, the SB heights in both p- and n-type nanotube SBMOSFETs were shown to principally depend on the metal work function and on the nanotube diameter (through its impact on the band gap), as shown in figure 11. High work-function metals (e.g. Au, Pd [128]) typically result in good p-type FETs, while low work-function metals (Sc [129], Y [130]) allow good n-type FETs. Interestingly, mid-gap alignment (i.e. high SB height for both electrons and holes) results in low drive currents for bulk-silicon SBMOSFETs, but on the contrary, leads to efficient ambipolar SBMOSFETs with carbon nanotubes [131]. Indeed in SWNTs, band bending occurs at the nm scale and the low m^* favors tunneling through high (yet thin) barriers. Note that ambipolar nanotube SBMOSFETs were shown to be important in carbon nanotube optoelectronics, as reviewed in [132, 133].

Another important observation is the significantly different device performance obtained with metals of rather similar work function. In particular, palladium was shown to




Figure 11. I_{ON} and Schottky barrier height of carbon nanotube SBFETs as a function of nanotube diameter for Pd, Ti, and Al metal contacts. Devices are fabricated on 10 nm SiO_2 , with channel length of 300 nm and $V_{ds} = -0.5$ V. Reprinted with permission from [134]. Copyright (2005) American Chemical Society.

be the ideal metal for p-type CNTFET, which cannot be accounted for by its work function alone. This led to a vast number of computational studies addressing the details of the metal/nanotube interface and the impact of weak versus strong interactions on the contact resistance (see notably [135] and references therein). In particular, the contact length L_c (the length of the nanotube section embedded below the source and drain metal contacts), which was initially mostly neglected became a central element in determining the ultimate performance of aggressively scaled devices [136, 137]. Weakly interacting metals (such as palladium) usually give the best performance when L_c is kept long enough (typically above 50–100 nm). But for short contacts, the contact resistance R_c scales as L_c^{-1} for most metals (Au, Pt, Pd).

Aggressively scaling the channel length only makes sense if L_c is also drastically reduced, which is why the details of the $R_c(L_c)$ scaling are a central issue in the field. Figure 12 from [135] and [138] summarizes simulations and experiments, and highlights a key element going forward: metals with the lowest R_c at long L_c (notably Pd) may not be those with the best scaling trends. Conversely, Rh, which is not particularly remarkable for $L_c = 100$ nm, becomes a promising choice for $L_c = 20$ nm [138]. The current state of the art in terms of scaled contact length consists of either: (i) end-bonded molybdenum carbide contacts that allow high performance ($2R_c < 36$ k Ω /nanotube) down to $L_c = 9$ nm. Contrary to Pd and Rh contacts, the nanotube section below the annealed molybdenum metal is destroyed and replaced by a Mo_2C carbide, or (ii) more conventional Pd contacts with $L_c = 10$ nm, which do not require a high temperature annealing step but also yield $2 \cdot R_c = 36$ k Ω /nanotube as median value (and even $2 \cdot R_c = 13$ k Ω /nanotube for the best device) [139].

Contact type and contact length optimization is clearly a key aspect for CNT-SBMOSFET improvement. However, the channel length scaling and the choice of the device topology




Figure 12. Dependence of the contact resistance R_c on the contact length L_c in carbon nanotube SBFETs. (a) Simulations from Fediai *et al* [135]. (b) Experiments from Franklin *et al* [138]. Reprinted with permission from [138]. Copyright (2014) American Chemical Society.




Figure 13. Schematic of different CNTFET geometries (a)–(c) and total energy versus frequency of a simulated 32-bit processor showing the Energy Delay Product EDP trade-off curves for back-gate, top-gate, and GAA CNFETs. The back-gate technology was subsequently used to realize a RISC-V microprocessor [149]. © [2019] IEEE. Reprinted, with permission, from [147].

(in particular of the gate stack) are equally important issues. Channel length scaling studies started as early as 2004 with L_{ch} lower than 50 nm [126] and it was later shown that CNT SBMOSFETs with $L_{ch} = 15$ nm do not suffer from short-channel effects. High performance CNTFETs with channel length below 10 nm [140, 141], even down to 5 nm, were then achieved [142]. In terms of geometry, a large majority of the experimental studies used planar back-gate or top-gate designs. Due to the cylindrical nature of SWNTs, it was naturally considered that a gate-all-around geometry would be ideal from an electrostatic point of view and this geometry was routinely used in calculations [124, 125, 143]. In addition, its high symmetry makes the simulation less demanding. Such gate-all-around designs were successfully realized experimentally [144–146]. The cylindrical geometry efficiently shields the channel from parasitic charges, although it is not clear yet whether it actually leads to the best performance. Not only is it much more difficult to engineer, but recent studies have also shown that higher clock frequencies can be obtained with simpler geometries, as exemplified in figure 13 [147, 148], due to reduced parasitics.

Although the material characteristics of carbon nanotubes were recognized as promising when they were discovered in 1991 [150], it took 20 years before their use was demonstrated in significantly complex circuits [151]. The research

described in this section focused on aligned transistors, the channel of which is either an individual CNT or a large number of parallel CNTs with a channel length much shorter than the CNT length. Another class of nanotube-based devices are CNT-TFTs, for which the channel is a dense array of randomly oriented CNTs with a channel length either longer or shorter than the average CNT length. CNT-TFTs were initially considered for applications that required low to moderate performances (in particular for flexible electronics or flexible displays), because either the density of CNTs was not high or because the channel dimensions were micron size, resulting in relatively small mobilities. These types of CNT TFTs are briefly discussed in section 3.4. More recent research has shown how non-aligned arrays of CNT transistors can be used to realize high speed logic (2 GHz) using high-purity solution processing [152] and how high-performance devices are compatible with fabrication in commercial silicon manufacturing facilities [153]. In the latter reference, simulations showed that the impact of non-aligned TFTs, as compared to aligned arrays, is less than 20% when channel lengths are smaller than 500 nm, and the density of tubes is below 56 tubes/micron. We thus see that many of the problems in realizing CNT devices, such as the purity and positioning, have solutions, and we can expect to see demonstrations of high-performing complex circuits of CNTs

in the coming years [154], with the potential to move CMOS beyond Si [149, 155].

2.3. Nanowire transistors

Compared to the CNTs described in the last section, semiconductor nanowires are not closed, allowing the possibility to form bonds with a surrounding medium, for instance with a dielectric material. By varying the nanowire diameter, the electronic structure can be tuned from that of the bulk to one exhibiting quantum confinement, occurring when the diameter is comparable to or smaller than the Fermi wavelength of the semiconductor material. In addition to the possibility of exploiting the one-dimensional density of states, nanowires allow for monolithically combining different materials, which is the relevant for MSJs, both in longitudinal and radial coordinates. Here we focus only on how this type of transistor can be used for SBMOSFET devices.

Semiconductor nanowires are highly promising for implementing diverse types of emerging electronic and optoelectronic devices making efficient use of Schottky junctions. Distinctly different from bulk and thin films, this one-dimensional structure allows for an enhanced relaxation of mechanical lattice strain when combining materials with highly mismatching lattice constants and crystal structures [156]. Metal-nanowire SBs can exhibit unique properties related to the diameter [17, 22, 157, 158]. SBMOSFETs built from nanowires can achieve the ultimate electrostatic gate coupling to the channel and SB when a surround gate stack (thin insulator oxide with high dielectric constant and metallic gate electrode) is employed and the semiconductor body is sufficiently thin. A practical method to assess the influence of the channel potential to an externally applied electric gate field and thus the scalability of MOSFETs and SBMOSFETs is given by the so called natural length of the transistor. The method, has been applied to different MOSFETs in analogy to a Debye screening length, considering a specific channel geometry, doping concentration, gate insulator and gate electrode architecture. The natural length describes a critical distance, typically measured from source, across the channel length upon which the potential and thus the bands react to the external field, and is thus often taken as a figure of merit to compare the scaling behavior between different MOSFET architectures. Through this approach Auth and Plummer described the scaling behavior of surround gated semiconductor nanowires [159], proving its efficacy in reducing short channel effects.

Nanowires have been fabricated both by conventional top-down fabrication schemes, i.e. using deterministic lithographic definition and etching or depositing material, as well as by bottom-up growth techniques. In the latter self-assembly features take place, avoiding the need to define geometries via a lithographic mask [80, 156]. Bottom-up approaches like the catalyst particle assisted vapor liquid solid growth mechanism, or the growth in porous filaments in alumina templates, may lead to smooth surfaces and ultra-small diameters, but usually show limitations in deterministic position control. Finally, nanowire conducting channels can also be formed

electrostatically in thin films by multi-gated electrostatic confinement [160].

For Si and Ge nanowires, SBMOSFETs can be built either by covering the nanowires with metallic top electrodes, or by intruding a metal silicide within the nanowire, thus creating a longitudinal nanowire heterostructure [161, 162]. Although the first method typically provides a larger metal-semiconductor junction area (surface contact), the transistor performance is generally degraded as the junction region is shielded from the gate field. In contrast, intruded metal nanowire heterostructures introduce the Schottky junction within the nanowire [156], spanning a nanometer-scale junction area across the nanowire cross-section. This mostly ensures comparable junction areas in the same nanowire. In contrast to thin films and bulk, the nanowire system allows for the creation of the ultimate flat junction with atomic-level precision [163, 164]. Furthermore, the needle-like metallic nanowire segment and exposition of the Schottky junction provides an efficient coupling to external electric fields from the source-drain and gate biases [162].

In addition to compound metallic materials such as metallic silicides and germanides, elemental metal electrodes can be intruded into group-IV semiconductors, creating an atomically sharp and flat junction by an exchange reaction. Therein, the in-diffused metal species replaces the host semiconductor material entirely due to the low solid-state solubility gap, and is driven by a high asymmetry in diffusion coefficients. This was first reported by Lugstein *et al* for the Al-Ge nanowire system [165], and has recently been found to be likewise applicable to the Al-Si nanowire system [166], as well as for Al/Si_xGe_(1-x) nanosheets involving the formation of a small Si interlayer [167].

The behavior of nanowire-based SBMOSFETs follows the description of the two cases described in section 1.3, (a) near-ohmic contacts and dopant segregated contacts and (b) SB contacts. Dopant-segregated contacts have been achieved in Si nanowires via the thermally driven intrusion of Ni_xSi_{1-x} into Si nanowires [168–170]. Due to this dopant segregation method, several emerging transistor concepts have been implemented, such as accumulation-type FETs similar to junctionless FETs [170], as well as devices with implanted source/drain regions and dopant-segregated sharp junctions, realizing a band-to-band tunnel FET with steep SS with a silicon nanowire material [171, 172]. The mid-gap SB devices are revisited in the next section because their smaller on currents precludes their use in high performance devices.

3. Opportunities of SB devices for ubiquitous electronics

In a TFT the channel material is deposited onto a substrate chosen to have an advantageous characteristic, such as transparency, flexibility and/or biocompatibility, which is not possible with a single-crystal bulk wafer. In the past twenty years, an explosion of research has considered the realization of TFTs on flexible and biocompatible substrates using not only poly-Si [173] but also carbon nanotubes, 2D, organic

and oxide materials, opening up new avenues of applications. They are of ever-increasing importance, and we have termed them here as 'ubiquitous electronics'. In addition to displays [174], exploitation of TFTs include flexible integrated circuits for the internet of things and wearable applications [175–178], environmental and biosensors [179, 180], organic memories [181], radio frequency applications [182] and recently for neuromorphic computing [183].

The difficulty in covering TFTs in an article like this one is that each of these different materials has its own challenges. A recent overview and comparison of these technologies can be found in Hosseini and Nawrocki [177]. A recent article explores how to benchmark TFT transistors regardless of the material [74]. One of the main challenges for integrating emerging technologies such as 2D material and carbon nanotubes into flexible electronics is to find processes that have low variability and low cost; characteristics that have been already carefully studied in 'traditional' TFT devices that are widely used industrially, most notably microcrystalline or amorphous silicon and more recently amorphous InGaZnO (IGZO) TFTs.

Our focus here is on how the SB can be used advantageously by controlling the flow of carriers into the channel. Two technologies in particular are relevant: SB TFTs or SGTs and RFETs. In order to put this in context and benchmark their performance, however, we also review the state of the art in this field more broadly, starting with an overview of poly and amorphous Si TFTs, whose performance is used to benchmark TFTs realized in emerging materials. We then describe typical TFT geometries. Next an overview of SGT devices and how they differ from conventional device operation is given. Finally, the remaining sub-sections explore the material system in which such devices can be realized and their advantages.

The first TFT transistors were realized in 1962 using a CdS channel and Au electrodes [184], and were in fact SB devices. In its early evolution, TFT technology paralleled the development of liquid crystal displays (LCDs), where the pixels are controlled by transistors that are fabricated on a glass substrate [185]. Initial TFT research and commercial devices were based on hydrogenated amorphous a-Si:H, where the dangling hydrogen bonds permitted controlled doping. In 1986 it was realized that by crystallizing the amorphous silicon using a low-temperature process via a high power excimer laser irradiation [186], significant improvements in the mobility of TFTs could be achieved. State of the art poly-Si TFTs can have mobilities μ up to $300 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$, compared to a-Si transistors with typical mobilities in the range of $0.1\text{--}1 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ for electrons and $10^{-2} \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ for holes [177]. Nevertheless, commercially available low-cost polysilicon TFTs typically have mobilities of $\approx 10 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ [175]. The performance of polysilicon TFTs are used to benchmark emerging devices. Although a-Si:H and poly-Si TFTs have doped source and drain regions and are not SBFETs, as we will see below they can be designed to function as SGT, where the source injection barrier controls the flow of current into the channel.

They are thus very relevant for comparing the performance of SGTs with SB contacts.

SB TFTs were first considered in poly-crystalline Si in 2001–2002 [187, 188]. With just the SB, these CoSi SB ambipolar devices showed significant gate induced drain lowering leakage current and low on/off ratios. To improve the behavior, the authors considered a field induced drain extension that could control the transport at the drain contact. This was the first time that gating of a contact had been proposed, foreshadowing the idea of the RFET. The resulting characteristics demonstrated on/off ratios of 10^{-6} . Further research considered using nickel silicide SBTFTs with a shallow p-type extension and smaller channel devices (down to $0.1 \mu\text{m}$ channel lengths) and found that the transconductance of transistors smaller than $1 \mu\text{m}$ were dominated by transport in the channel [189]. SBTFTs in micro-crystalline were also considered using Cr contacts on glass, thus allowing for low temperature fabrication and demonstrating inverters with a gain of 5–10. The main drawback of these devices was the high off current [190]. Rather than use a mid-band gap oxide, a Korean group then explored using Pt silicide for the p-devices and Er silicide for the n-devices [191, 192], demonstrating high on/off ratios and low leakages, but at the cost of temperatures up to $500 \text{ }^\circ\text{C}$. The use of Ni silicide and dopant segregation was used to realize devices down to channel lengths of $0.1 \mu\text{m}$ with fabrication temperatures of $400 \text{ }^\circ\text{C}$ [193]. Most recently, SBTFTs with processing temperatures down to $350 \text{ }^\circ\text{C}$, suitable for polymeric substrates using Cr and Ti barriers but only exhibiting on/off ratios of 5×10^3 [194]. Despite these results, SBTFTs have not been considered for large scale integration because of the difficulty in realizing good SBs and the goal to work with low temperature processing. Figure 14 shows the cross-sectional view of four basic TFT structures. If the source, drain and gate contacts are on the same side of the semiconductor material, the structure is called coplanar. When the gate electrode is on the semiconductor side opposite to the source and drain contacts, it is called a staggered architecture [195]. The staggered geometry has a lower contact resistance compared to the coplanar structure due to the larger effective area for carrier injection at the source electrode [196]. Top-contact structures are easier to fabricate but render circuit integration over large areas more difficult due to the challenge of realizing precise patterning. Bottom-contact structures enable the use of thiol self-assembled monolayers (SAMs), where organic molecules spontaneously form a monolayer on a surface that can change the surface property of materials and in this case, allow lowering of the low contact resistance for metal/semiconductor contacts. We note that TFTs made with nanomaterials have similar geometries but the problems encountered can be quite different due to additional geometric constraints.

3.1. Source-gated transistors (SGTs)

Figure 15 illustrates the concept of a SGT [11, 197, 198], where a barrier at the source is used to specifically control the drain current. As a result, SGTs have a large intrinsic gain,




Figure 14. Cross-sectional view of basic TFT structures.




Figure 15. Comparison of electrode structure of (a) classical TFT and (b) SGT. © [2003] IEEE. Reprinted, with permission, from [11].

which is independent of both voltage and geometry. This concept allows low saturation voltage, low power operation and increased stability and uniformity. The disadvantage is the lower speed due to the extra capacitance at the gate/source, and lower drive current due to the saturation at the source barrier before pinch-off in the channel. Device scaling is determined only by the channel width (W), because the source contact is shielded from the drain [11, 199, 200], and not the ratio of channel width-to-length, as in conventional transistors. SGTs therefore exhibit reduced short channel effects compared to TFTs that function in the conventional way. Performance independent of the channel length has been demonstrated down to 360 nm [174]. SGTs are especially promising for low cost manufacturing technologies because they can overcome the intrinsic processing variability of such techniques.

Several non-crystalline materials have been used as active layers in SGTs [201]: a-Si:H [11, 202, 203], polysilicon [199, 204] and semiconductor oxides, in particular ZnO [200, 205]. If an additional independent gate to the channel is added to control carrier transport, known as the multimodal transistor, further functionality can be obtained [206]. Recent work shows how the key to achieving high

performing SGTs lies in the optimization of the relative oxide to source capacitance [207].

We first briefly highlight some results on SGT transistors in a-Si:H TFTs, which have achieved high-performance with good frequency response and excellent stability [11]. Typical devices are fabricated by using a chromium gate metal electrode and source/drain contacts on glass substrates, a silicon nitride gate dielectric and a-Si:H deposited by plasma-enhanced chemical vapor deposition at 250°C. A phosphorus implantation is used to control the effective SB height at the source/drain. Device characteristics exhibit very stable drain currents with less than 2% variation when applying constant gate and drain voltages at 30 °C for 24 h. Numerical simulations show that this behavior is due to a decrease of the SGT carrier concentration at the source end because of the formation of a depletion region. The higher electric field near the source also contributes to a reduction in the transit time and a corresponding increase in the cutoff frequency (up to 1 MHz). Higher values of the cutoff frequency can be achieved by decreasing the dielectric and the a-Si:H layer thicknesses. Sporea *et al* [197] reported that the use of a self-aligned polysilicon-based SGT architecture could result in an intrinsic gain of 1000. The device used a dielectric layer consisting of 200 nm SiN_x and 200 nm SiO₂, and an a-Si:H 40 nm layer,




Figure 16. Schematic cross section of organic TFTs fabricated in the (a) staggered and the (b) coplanar device architecture. The gate (aluminum) and source/drain contacts (gold) were deposited by thermal evaporation or sublimation in vacuum and patterned using a high-resolution silicon stencil masks; the gate dielectric with a total thickness of approximately 8 nm is a stack of oxygen-plasma-grown aluminum oxide and a SAM [208, 213]. Reprinted, with permission, from [213].

which was baked at 450 °C to obtain polysilicon. A high p-implant concentration was used to form the drain-contact regions aligned with the gate. Most notably, this architecture suppressed the kink effect and leads to a very large output resistance.

3.2. Organic TFTs

An organic TFT (OTFT) uses a thin film of organic semiconductor as the channel material. The basic OTFT has a structure similar to an SBMOFET, with a metallic source/drain contacting the organic channel. The substantially fewer carriers in organic semiconductors and the polycrystalline nature of many OTFTs result in short-channel effects at much larger sizes and feature lengths. For long-channel transistors, at several tens of microns, the R_{SB} is parasitic to device function and has only a minor impact on the device characteristics. To function in the RF regime, however, a large reduction of the OTFT channel lengths is necessary, and the contact resistance becomes crucial [208]. In addition to this role in more conventional operation, organic devices have also been used to realize source-gated transistors. In this section we discuss both of these applications.

The first OTFT was demonstrated in 1986 by Tsumura *et al* [209]. The main challenge for commercially viable devices is the low mobility of the transistors. Organic TFTs can be realized in conjugated polymers and conjugated small-molecule materials, the latter having in general better mobility [210]. Single crystalline films exhibit the largest mobilities, up to 40 cm² V⁻¹ s⁻¹ [211] for pentacene, but are harder to fabricate for large-area applications. A breakthrough in 2012 by Li *et al* demonstrated record mobilities up to 10 cm² V⁻¹ s⁻¹ [212] using a method that produces large-area single-crystalline organic thin films. The most promising applications take advantage of the natural mechanical flexibility of organics to integrate different types of substrates using fabrication with relatively simple and low temperature processing (<200 °C). OTFTs are therefore highly compatible with flexible substrates based on polymers and even paper.

A schematic view of the OTFT realized in coplanar and staggered architectures is shown in figure 16. Note that in comparison with figure 14, in addition to an aluminum oxide layer, the dielectric also includes a single molecular layer,




Figure 17. Energy diagrams of the interface between the organic semiconductor and the source contact of a p-channel OTFT. Application of negative gate-source and drain-source voltages increases the electric field at the SB and, according to (1), causes the barrier height to decrease due to the image charge lowering (shown in red). This effect dominates the s-shape in the output characteristics shown in figure 18. © [2021] IEEE. Reprinted, with permission, from [213].

known as a self-assembled monolayer, that can be used advantageously tune the properties of the device. A voltage applied to the gate induces an accumulation layer at the insulator-semiconductor interface, forming a conducting layer of holes or electrons, depending on the polarity of the gate bias. The polarity of the device depends on the type of carriers that can be injected from the electrodes into the channel region. If the Fermi level of the metal is close to the highest occupied molecular orbital (HOMO) of the organic material, then the injection of holes is enabled for a p-type device, as illustrated in figure 17. In contrast, if the Fermi level of the source is close to the lowest unoccupied molecular orbital (LUMO), an injection of electrons is possible, and the device is n-type if electron transport is possible.

In the ideal case, a matching of the HOMO in p-type devices (or LUMO for n-type) to the Fermi level of the metallic electrode would result in an ohmic contact with high conductivity and the accumulation channel alone controls the device current. In practice, the work function of the metal does not perfectly match, and a SB results bias-dependent resistance that is controlled by the gate electrode, as in an SBMOFET. The substantially fewer carriers in organic semiconductors and the polycrystalline nature of many OTFTs result in short-channel effects at much larger sizes and feature lengths. Device operation is therefore typically




Figure 18. Calculated (green solid lines) and experimental (red dotted lines) characteristics of a staggered DNNT (dinaphtho[2,3-b:2',3'-f]thieno[3,2-b]thiophene) TFT, as depicted in figure 16(a), with a channel length of $1 \mu\text{m}$. © [2021] IEEE. Reprinted, with permission, from [213].

restricted to several tens of microns. For long-channel transistors the R_{SB} is parasitic to device function and has only a minor impact on the device characteristics.

To function in the RF regime, a large reduction of the OTFT channel lengths is necessary, and therefore minimizing the contact resistance is crucial [208]. At reduced channel lengths of order $\sim \mu\text{m}$, the injection of carriers at the source SB begins to have an important impact and cannot be neglected [213–217]. It results in a nonlinear S shape in the output characteristics, as illustrated in figure 18. Here, measurements on TFTs with a DNNT (dinaphtho[2,3-b:2',3'-f]thieno[3,2-b]thiophene) organic semiconductor in a staggered architecture (bottom gate, top contact) are shown for a device with a channel length of $1 \mu\text{m}$. Fitting a physics-based compact model from [213] to the measurement data results in an effective SB height at the source of $\Phi_{B0} \approx 0.35 \text{ eV}$, which in the model is in series with an ohmic contact resistance of $R_c W_{\text{ch}} \approx 117 \Omega\text{cm}$.

There have been several successful attempts to reduce the contact resistance and improve overall device performance. Contact doping reduces the contact resistance, possibly by reducing the width of the SB at the interface and/or by filling trap states in the organic semiconductor regions close to the contacts [218]. Another technique is to use SAMs at the interface between the contacts and the semiconductor in order to optimize the morphology of the organic material close to the contact and hence lower the SB height. A PFBT (penta-fluorobenzenethiol) treatment of gold bottom contacts has successfully been applied before the deposition of the organic semiconductor for improving the charge injection across the SB [219]. This technique has allowed transit frequencies up to 21 MHz using $0.6 \mu\text{m}$ channel length transistors [208].

In summary, OTFTs have an SBFET architecture. The limitations of the SBs can be minimized by several technological approaches, which allow the accumulation channel to dominate the transport characteristics. However, if the channel length is reduced to the sub-micrometer regime, the




Figure 19. Cross section of the IGZO TFT fabricated at TNO. ESL is the etch stop layer and is made of SiO_x . Reproduced from [228]. CC BY 4.0.

impact of the SBs become non-negligible. One possible solution to realizing very small organic transistors is to use SGT operation [220], as discussed in section 3.1. In this case the channel does not limit the transport and the appropriate design of the transistor has shown to allow excellent characteristics down to sub 400 nm [174]. Nevertheless, SGTs will in general not be able to attain speeds as high as devices operated in conventional TFT modes due to the large gate-source depletion capacitance.

3.3. Metal-oxide TFTs

Oxide semiconductor TFTs are promising devices for large-area electronics due to their compatibility with flexible substrates, low-temperature processing, higher electron mobility compared with OTFTs, and high stability. An 32-bit ARM processor has already been demonstrated in this technology [221]. The main disadvantage of oxide TFTs is that p-type TFTs have much lower mobilities and although realization with p-type organic semiconductors have been demonstrated, to date the technologies are too different to make integration in foundries viable. Like organic semiconductors, the transistors resemble SBMOSFETs with a metallic source/drain contact, but in their regime of operation the SB is rendered unimportant. Like organic TFTs, they have been considered as SGTs.

Metal-oxide TFTs were first demonstrated with SnO_2 [222]. Investigations in this area gained traction after the discovery of colossal magneto-resistance in La-Ca-Mn-O thin films [223] and the subsequent increased interest in oxide films deposited using techniques such as pulsed laser deposition. The demonstration of a transparent ferroelectric TFT on a SrTiO_3 substrate [224] is particularly noteworthy. In addition, the increasing importance of transparent electrodes for flat-panel displays, solar cells and organic light-emitting diodes, also led to research on improving the materials for the semiconducting channel in TFTs [225]. A breakthrough occurred in 2003 with the demonstration of single-crystalline indium gallium zinc oxide (IGZO) n-type TFTs with high mobilities ($80 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$) [226], and the subsequent demonstration of TFTs on a flexible foil [227].

Amorphous IGZO TFTs are now able to realize mobilities higher than $10 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$, $I_{\text{on}}/I_{\text{off}}$ ratios higher than 10^7 and SSs close to the ideal value [228–233]. Figure 19 depicts the geometry of a recently demonstrated device. The performance of n-type amorphous (a)-IGZO transistors have been used for high-end active matrix LED displays. Their




Figure 20. (a) Left: CV characteristics of the ZnO TFT measured from the gate to source electrode at $V_{DS} = 0$ V. Right: Transconductance versus V_{GS} characteristics at $V_{DS} = 7$ V (long dash) and $V_{DS} = 50$ mV (short-dash). (b) Energy band diagram of the Schottky SB TFT at zero V_{DS} and zero V_{GS} . (c) Energy band diagrams showing the variation in the width of the source barrier and the dominant carrier injection mechanism at the source with varying V_{GS} . Please note, that as depicted in more detail in figure 17, the barrier height to the source junction will be lowered by the image charge effect for increasing gate voltage overdrive and drain bias, which boosts the tunneling current. Reprinted from [241], Copyright © 2012 Elsevier Ltd. All rights reserved.

performance depends on whether the material is vacuum deposited (average mobilities >20 cm² V⁻¹ s⁻¹) [234] or solution-based n-type metal-oxide TFTs (average mobilities ≈ 10 cm² V⁻¹ s⁻¹) [235]. Because p-type oxide TFTs have generally shown much lower mobilities, although up to 5 cm² V⁻¹ s⁻¹ have now been demonstrated [235], organic TFTs may provide a complementary solution for realizing more complex computing devices [236]. Source-drain ohmic contacts are, of course, the most often pursued on IGZO, and their quality depends on the contact material [234, 237]. In most cases, the electrodes are metallic, although indium tin oxide (ITO) has also been used, in particular for transparent devices [238]. An excellent overview of this technology is given in [178].

SGTs have also been considered in oxide transistors [239]. ZnO SGTs were a natural choice because of its high electron mobility, wide band gap, good stability, easy low-temperature synthesis, and high breakdown fields [240]. As in other SB devices, below a certain gate voltage, a transition from TE to tunneling occurs [241] (figure 20). As in unipolar SBMOSFETs, this transition voltage can be identified with the threshold voltage in ZnO SGTs, since at that bias value the SB is thin enough for carriers to easily tunnel through it, therefore significantly increasing the drain current and turning the device on.

SB IGZO TFT fabrication is more challenging than ZnO SGTs, because of the difficulty in achieving both the high channel conductivity and the low SB heights required for its operation. In [242] an SB IGZO TFT was demonstrated. To

create a Schottky contact at the source/drain contact of the IGZO TFT, the electron concentration in the IGZO film was reduced by means of a high oxygen-gas partial pressure (against argon-gas), during an RF sputtering process (figure 21). Thermal annealing was carried out to achieve a more reliable contact. The properties of the SB were exploited in deep subthreshold and low-voltage operation, with an intrinsic gain as high as 400, which is very promising for analog signal-processing applications. In this work, the effective barrier lowering at the source is responsible for a decrease in the SB width and an increase in tunneling current. It accounts for the higher transconductance in the SGT versus the conventional IGZO devices. Further studies of IGZO SB contacts found that the reverse current is drastically dependent on the IGZO thickness, which seems to be related to the inhomogeneous nature of the SB height. IGZO SGTs with extremely high intrinsic gain were reported in [174]. In that work, 10–100 nm thick IGZO films were grown on SiO₂-Si wafers with 100 nm thick SiO₂. RF sputtering was also applied for Pt deposition as source/drain contacts. As the IGZO thickness decreases, the threshold shifts towards positive gate voltage, due to an easier depletion of the thinner IGZO layer.

Graphene has also been used to change the contact properties between the IGZO layer and the metal electrode. In [243] a tunneling-contact SGT with a graphene interlayer between amorphous IGZO and Ti electrodes was reported (figure 22). In [244] a graphene monolayer was applied to create Schottky contacts with Ti electrodes. This graphene




Figure 21. (a) Cross section of an IGZO TFT where the inset shows the atomic structure for the two types of devices investigated: less compensated (LC), which results in an ohmic contact and more compensated (MC), which results in a Schottky contact. (b) linear and (c) logarithmic source drain characteristics, (d) transfer curves and (e) g_m - V characteristics of the two types of devices. From [242]. Reprinted with permission from AAAS.

monolayer formed an effective potential barrier of 0.2 eV. In these graphene-tunnel SGTs the SS temperature dependence decreased as the drain current was increased. This suggests that the dominant electron transport mechanism changes from TE to quantum tunneling.

3.4. Nanomaterial TFTs

Bottom up emerging technologies, which have great potential for high performance computing, are often hampered by technological challenges. For 2D materials, one such challenge is the large contact resistance. For SWCNT devices, it is the realization of arrays containing only semiconducting nanotubes. The relaxation of the performance metrics due to such challenges provides these technologies possible applications in ubiquitous electronics. Here, we discuss briefly some of the ways that have been investigated.

A new class of nanocomposite TFTs have emerged in the past twenty years based on thin films of chemically synthesized nanomaterials. The basic constituent can be thin films of nanocrystals, nanowires or nanotubes. The electronic transport resembles neither that in the nanomaterial, nor transport in the bulk, but is typically dominated by the transport between nano-objects and can be described by percolation models [246]. Nanonet TFTs [247] are a fascinating topic and have been the subject of a recent review [79], although for most materials the source/drain contacts do not play an important role in the transport.

Nevertheless, it is important to mention the emerging field of TFT transistors fabricated using carbon nanotube

networks. CNT TFTs can broadly be grouped into those where the channel length is about or greater than the tube length, of relevance here, and those where the channel length is much smaller, which were discussed in previous section 2.2. While aligned nanotube arrays or single devices typically have mobilities exceeding $2500 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$, the mobility of such thin-film transistors is $\sim 20\text{--}500 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ due to the tube-tube interactions. In these nanonet-type TFTs, the contacts at the film/source or film/drain interfaces can still play an important role either by introducing an important barrier to transport [248], or by increasing the off-state current through the ambipolar transport at the drain at higher voltages [249]. Pecunia's group has shown how the ambipolar devices can be used in ultra-low power electronics [250]. CNT TFTs have been used to realize a modern microprocessor [149] with CMOS devices and channel lengths down to $1.5 \mu\text{m}$. To the best of our knowledge these are the highest-performing TFT computing devices demonstrated.

The SB height of CNTFETs can be strongly influenced by changing its environment (from air to vacuum), where the barrier height is strongly affected by molecular adsorption (of water and oxygen in particular) both on the metal and on the CNT [251]. Electrochemical reactions at the SiO₂/nanotube interface in the presence of water and oxygen were also shown to play a significant role on the electron/hole current balance [252]. Such effects have been used to develop chemical sensors [253] and biosensors [254]

Like carbon nanotubes, SBs in 2D materials also exhibit very unique properties. The SB height (SBH) and Fermi-level




Figure 22. Cross section, I - V characteristics and sub-threshold swing of the graphene tunnel SGT reported in. Reprinted from [245], with the permission of AIP Publishing.

Table 1. The SBH $f_B^e(n)$ of the n th MoS_2 layer in a 7-layer AgMoS_2 junction. $V_{n-1,n}$ is the energy difference between the conduction band minimum (CBM) in adjacent layers, which shows the depinning between MoS_2 layers. $f_B^e(n) = \text{CBM}_n - E_F$; $V_{n-1,n} = \text{CBM}_n - \text{CBM}_{n-1}$. (All values are given in eV). These calculated values are taken from [243].

n th MoS_2 layer	$f_B^e(n)$	$V_{n-1,n}$
1st	0.14	—
2nd	0.30	0.16
3rd	0.42	0.12
4th	0.52	0.10
5th	0.56	0.04
6th	0.57	0.03
7th	0.58	0.01

pinning exhibit a thickness-dependent phenomenon [243], providing an exciting playground for engineering nanodevices and novel sensors. This is reminiscent of the observation that the Richardson constant changes with film thickness, as discussed in section 1.2. For large work-function metals, p-type SB contacts have been shown to be more favorable. This thickness dependence provides a parameter to manipulate the SBH in metal-2D semiconductor interfaces, illustrated by the SBHs in table 1. Research on 2D materials has focused on realizing transistors and explorations in ubiquitous

electronics are just beginning to emerge. Sensor-based technology for health and the environment also have been developed to take advantage of the ability to control the SB [255]. Another field of application related to the ambipolar nature of the contacts is reconfigurable transistors for secure circuits, as discussed at the end of the next section.

3.5. Reconfigurable transistors

SBMOSFET devices with mid-gap SBs and intrinsic or low-doped Si have a considerable SB for both electrons and holes, [80]. These devices have an SB for both electrons and holes, delivering an ambipolar transfer characteristic, i.e. allowing for the injection of both electrons and holes for positive and negative gate voltages respectively as shown in figure 23(a). This behavior differs significantly from that described above. Figure 23(b) shows the calculated transfer characteristics from TCAD simulations. NiS_2/Si junctions were modeled and both TE and tunneling transport were taken into account.

To explain the underlying transport, band diagrams for such midgap aligned contacts are shown in figure 23. The transfer characteristics, plotted in a semi-logarithmic representation, generally exhibit two distinct regions below threshold voltage, which are separated by a characteristic kink: (a) a steeper and linearly increasing one for low drain currents and (b) a shallower and progressively saturating




Figure 23. Schottky barrier MOSFET with intrinsic-Si/NiSi₂ junctions, exhibiting considerable barriers for holes and electrons and therefore delivering ambipolar I - V behavior.

region at higher drain currents. As indicated by TCAD simulations, for I_d the predominant injection mechanism is, in region (a), TE and in region (b) thermally assisted field emission (TFE). Kedzierski and Knoch [59, 256] showed that the TE region generally has a steeper SS than the tunneling dominated (TFE) region. In the TE case the potential barrier maximum is displaced linearly by the acting gate field as in a conventional MOSFET. However, in the case where TFE is dominant, the bands at the injecting junction drop below the SB height so that the barrier maximum remains fixed and only the thickness of the SB and thus the tunneling probability is modulated, delivering typically shallower SSs. As a result, the magnitude of the threshold voltage is substantially increased compare to that of conventional MOSFETs. Both the ambipolarity and the threshold voltage degradation of Schottky FETs can be addressed by manipulating the potential across the active region through the application of independently gated regions, as shown in section 3.5 for reconfigurable nanowire transistors.

Ambipolar SB MOSFETs have also been demonstrated with NiSi₂/intrinsic Si nanowires following the injection mechanism [162] described in figure 23. Both the ambipolarity and the threshold voltage degradation of Schottky FETs, as discussed in section 1.3, can be addressed by manipulating the potential across the active region through the application of independently gated regions, as discussed next for reconfigurable transistors.

Reconfigurable transistors (RFETs) are an emerging type of device family based on Schottky source and drain junctions applied to an ultrathin-body semiconductor (1D or 2D) that are capable of delivering unipolar p- and n-channel MOSFET functionality as deterministically selected by an electric signal. A complete review of the transport properties, device types and emerging circuit applications can be found in [257–259]. To define the device polarity, RFETs are able to filter out a specific unwanted polarity of charge carriers by the introduction of a potential barrier within the active region. A dedicated gate electrode commonly labeled as the polarity gate (PG) is employed to control this barrier, whereas the charge carrier flow is regulated by an additional electrode, the control gate (CG). Different RFET realizations exist; in the simplest embodiment, the two independent gates are positioned to directly overlap the SB junctions, deliberately defining the CG and PG. The gated Schottky diodes allow respectively for efficient injection control at the source [260, 261] and for polarity adjustment at the drain by blocking the injection of the undesired carrier type, see figures 24(a)–(c). This ‘dual gated’ RFET approach was realized in heterogeneously integrated Si nanowires with intruded NiSi₂ contacts [12, 262], Ge nanowires with Ni_xGe_{1-x} [263] and Al electrodes [264], as well as in Si_xGe_(1-x) nanosheets with Al contacts [166]. In addition to its geometric simplicity and doping-free fabrication flow, the device exhibits a very low static power consumption, with




Figure 24. Operating principle of the reconfigurable Schottky MOSFET (RFET). First column (a)–(c) shows the embodiment and operation as a dual independently gated RFET and the second column (d)–(f) shows the triple independent gated RFET. The first row shows the schematic technological realizations, below are the schematic band diagrams for different operation regimes. Note that e) and f) show respectively the n- and p-type program for different CG potentials.

gate induced drain lowering-like leakage suppressed even for higher source-drain bias. Nevertheless, the threshold voltage remains comparatively high for the same reason as in single gated SBFETs.

To improve the SS, a second RFET embodiment called here the ‘triple gate’ RFET can be found in the literature. It employs three independently gated regions [164, 265–272]. Therein, both SB junctions are steered with the same potential as the PG that defines the predominant charge carrier type, while the ‘middle segment’ of the channel is itself steered by the CG, see figures 24(d)–(f). Since the potential at the SB junctions are decoupled from the CG by the shielding action of the PG, the subthreshold behavior is governed by the barrier maximum within the CG-steered segment, as in a conventional MOSFET. Compared to the ‘dual gated’ RFET, the ‘triple gate’ one has a higher static power consumption in the off state. Both RFET realizations however show smaller on currents than MOSFETs and therefore have a longer switching delay. The targeted applications are thus in the field of low standby and low operation power applications.

Performance enhancement with respect to Si is expected with the use of Ge channels [271, 273] as TE and TAT become more efficient due to the smaller SB heights and smaller effective tunneling masses.

The benefit of RFETs becomes visible when the inherent reconfiguration feature is exploited at runtime to enable fine-grained reconfigurable circuits. Generic logic gates and circuits can thereby alter their functionality at runtime, e.g. between NAND/NOR/MIN [274] or XOR/XNOR/MAX [269], reducing overall chip area consumption [275] and enabling new opportunities for camouflaging circuits for hardware security applications [276, 277], as well as embedded electronics.

Some 2D materials exhibit ambipolarity where the SB or electrostatic gating can allow either p-type or n-type transport. This was first exploited to realize electrostatically reversible polarity using a dual top gates [278] and then complex logic gates [279] in MoTe₂. More recently these ideas were extended too demonstrate more complex circuits and neuro-morphic functionality [280], secure applications [272] and

reconfigurable logic integrated with optoelectronic transistors [281].

4. Applications of SB devices at cryogenic temperatures

Cryogenic electronics has typically been a niche field, used for applications such as astronomy and detectors for particle accelerators. Despite better device performance at low temperatures, for mainstream electronics it has never been a viable option because of the power consumption required to cool the devices. More recently however, the increasing importance of quantum information processing has revitalized this field, which has now made its appearance in the IRDS [282].

SBMOSFETs can play a role in two ways. The first is in cryo-CMOS because of the simpler and lower-cost fabrication and the conducting metallic contacts that do not freeze out at low temperatures like non-degenerately doped source/drain regions. SBMOSFETs have not yet been explored in this context. The second is to use metallic source/drain electrodes that become superconducting at low temperatures. Superconductivity is a macroscopic quantum phenomenon and its introduction into transistors fundamentally changes their physics, behavior and device optimization. This is the main subject of this section. We first review cryogenic electronic transport in SBMOSFETs and superconductivity in section 4.1, discuss their applications in section 4.2, before addressing their optimization in section 4.3 and the special role that SB devices can play in section 4.4.

4.1. Transport at cryogenic temperatures

As temperature is reduced in crystalline semiconductors, the mobility of carriers increases significantly due to a reduction in phonon scattering. This effect gives rise to an increasing 'on' current and in Si transistors continues until about 100 K. Concomitantly, the number of carriers decreases exponentially, giving rise to an increase in the threshold voltage and a sharper SS, as shown in figure 25. Below 100 K, the majority of carriers are frozen out and various interesting physical phenomena can be observed, such as weak and strong localization, phase transitions, universal conductance fluctuations, Coulomb blockade and resonant tunneling through impurities. Such effects are seen in SBMOSFETs, but in addition the SB plays an important role in the transport. As the temperature is reduced from 300 K, current transport mechanisms across the Schottky junctions become decreasingly dominated by thermal processes until they are dominated by direct tunneling, as in Schottky diodes [9]. The dominant scattering mechanism in the mK temperature range and at low bias voltages is electron-electron interactions [283], which can give rise to a zero-bias anomaly [284]. The dopants in silicon can be frozen out [285], but the advantage of the SB device is that carriers in the metallic contacts (as opposed to non-degenerately doped source-drain ones) are not. For SBMOSFETs with relatively large widths, the SB can also be used to energetically isolate a




Figure 25. Characteristics of a PtSi-based SBMOSFET on FDSOI, fabricated using standard CMOS technologies [55, 56] with a buried oxide layer (BOX) of 145 nm and a slightly n-doped channel (800 nm wide by 60 nm long). The silicon substrate can be used as a back gate, in addition to the top gate. The back gate operates at low temperatures with the help of illumination in order to generate carriers in the silicon wafer. (Left) Source/drain current I_{DS} vs top-gate voltage V_G at room temperature for various values of the applied back gate voltage V_{BG} , with $V_d = 100 \mu V$. (Right) The same measurements, now at 4 K. Note that the current fluctuations are completely reproducible.

single or small number of dopants, allowing a rich exploration of physics [286–289]. Figure 25 shows characteristics at 300 K and 4 K of an SBMOSFET device with PtSi contacts, which have a critical temperature T_c ; 0.8 K for film thicknesses above 20 nm [290]. At room temperature, the SS follows the expected thermally activated law and differs only minimally from the ideal 60 mV dec⁻¹, revealing a good control of the channel carrier density.

At 4 K, I_{on} changes from 10 to 6 nA at a $V_{ds} = 100 \mu V$, and the SS becomes steeper (though less than expected at 4 K). These observations indicate that the transport is limited by the source/drain contacts. At very low voltages, the observed small reproducible oscillations can be attributed to the Coulomb blockade of residual dopants that are either in the channel [291] or near the source/drain contacts [287].

Interesting and different characteristics are observed if the metallic contacts become superconducting. Superconductivity is a macroscopic quantum phenomenon, in which a phonon-mediated pair-wise attractive interaction between electrons causes a large fraction of the Fermi sea to condense into a lower-energy state [292, 293]. It causes the opening of a symmetric gap around the Fermi level in the energy spectrum and at $T = 0$ K, it has a magnitude of $2\Delta \approx 3.53k_B T_c$ [292]. The energy scales important here are much smaller than those typically encountered in semiconductor physics: the superconducting gap Δ ranges from




Figure 26. Low-temperature differential conductance of a silicon transistor with superconducting PtSi contacts. Insert: temperature dependence of the coherence peak voltage, together with the fitted BCS superconducting gap temperature evolution (solid line) [292].

3×10^{-4} eV (Al) to 3×10^{-3} eV (Nb), the most commonly used superconductors for the devices of interest here [294], and superconducting devices operate at temperatures 3–5 orders of magnitude below room temperature. When $k_B T = \Delta$, the transfer of individual carriers from the semiconducting channel to the superconducting contacts is forbidden by the gap in the superconducting single-particle energy spectrum.

Transport is possible however, through a process called *Andreev reflection* [295], in which an incident electron from the normal material picks up an additional electron at the interface and continues as a Cooper pair inside the superconductor, while the resulting hole precisely traces back the incoming particle's path on the normal side [295–297]. The resulting ‘leaking’ of the superconductivity into the normal metal is referred to as the proximity effect, and induces a smaller minigap inside the channel [298, 299]. Figure 26 shows that at temperatures well below the superconducting transition of PtSi, the differential conductance exhibits a clear dip at zero V_d bias followed by symmetrical peaks around $V_d = \pm 160 \mu\text{V}$. The insert of figure 26 shows how the voltage at which the peaks appear evolves with temperature: It follows the expected reduction of the superconducting energy gap [292], represented by the solid line, from which we can extract the superconducting transition temperature $T_c = 0.67$ K of the PtSi contacts. The device essentially has two superconducting/semiconducting (S/Sm) interfaces in series, such that the peak position V_{peak} should be twice the superconducting gap. Extrapolated to zero temperature, $V_{\text{peak}} = 0.163$ mV, which differs by 20% from the value expected from the BCS relationship $\Delta = 3.5k_B T_c/q$ [292, 300]. This theoretical gap value corresponds to the gap deep inside the superconducting material, and can be different at the S/Sm interface due to the proximity effect.

The rate at which Andreev reflection occurs, depends strongly on the interface transparency of the S/Sm interface and the height of the SB [301], which is why these measurements were performed with sufficiently large V_g to be in the ‘on’ state of the transistor. Since the coherence of the Andreev pair also depends on scattering within the channel, a large V_{bg} was applied as well. If the retro-reflected hole can propagate in the channel and be itself retro-reflected as an electron at the second S/Sm interface, then this closed loop will generate a bound (Andreev) state that can carry a supercurrent, causing the conductance to diverge, as illustrated in figure 27.

If the coherence of the Andreev pairs is strong enough such that the Josephson coupling $E_J = kI_c/2e$, where I_c is the critical current, is greater than the thermal energy $k_B T$, then the semiconducting channel will act as the weak link in a Josephson junction [303]. At this point, the probability of the Andreev pair entering the superconductor on the other side would depend on the phase difference between the two condensates [299, 304]. Once a Josephson coupling is established, the coherent transport creates a zero-resistance channel [305–307] such that a current can be applied without generating a source-drain voltage (the *DC Josephson effect*, see figure 27(b)), while an applied voltage will cause the current to oscillate (the *AC Josephson effect*) [308]. Note that the device in figure 26 exhibits a decrease of the conductance at zero bias, implying that the quality of the interface is not good enough to observe Josephson tunneling. Nevertheless, the fact that the conductance stays finite at zero bias, indicates that transparency is partially achieved.

4.2. Applications for superconducting SBFETs

If superconductivity can be transmitted through the semiconducting channel of SBMOSFETs with superconducting source/drain electrodes, then a Josephson FET (JoFET) is realized, where the modulation of the carrier density in the channel and SB height can control the critical current [303, 309]. It has been demonstrated that a semiconducting channel with high transparency to the superconducting leads can be used to provide a tunable Josephson coupling for superconducting qubits [310, 311]. Semiconducting channels that are small enough to behave as quantum dots have revealed a rich variety of charging phenomena [312]. Devices with larger [313], metallic channels no longer exhibit the Josephson effect, but the superconducting gap can be used to extract the hot tail of the Fermi–Dirac distribution and thus locally reduce the electron temperature [314].

This research area has recently become sufficiently mature to be of industrial interest; quantum supremacy was achieved in a superconducting system in 2019 [315], and several industrial laboratories have now published roadmaps towards quantum computers with millions of qubits [316–318]. The Josephson junctions on which these devices are built provide a dissipationless nonlinear inductance to a circuit that can be approximated as an LC resonator with quantized excitations. The nonlinearity ensures that the spacings between successive energy levels are different (i.e. the




Figure 27. (Left) Illustration of a superconducting/semiconducting/superconducting (S/Sm/S) junction. The densities of states are drawn for the superconducting leads, and a dashed line indicates the Fermi level. A Cooper pair is transferred across the channel as an electron–hole pair, before forming a new Cooper pair on the other side. Note that the hole is moving in the opposite direction: the hole component of the pair travels as an electron, but ‘backward in time’ [296, 297]. Reproduced from [302]. (Right) This process allows current to flow in the absence of a source-drain voltage.

system becomes anharmonic), such that the lowest two can be isolated as an effective two-level system and serve as a qubit. Control of the interactions between multiple qubits requires the tuning of either the resonance frequencies of these circuits themselves, or that of a coupler placed between two fixed-frequency qubits. This tuning is accomplished by varying the inductance, most commonly by running a current through a nearby line to apply a magnetic flux to a superconducting quantum interference device (SQUID) made up of a pair of Josephson junctions. Alternative designs have been demonstrated where nanowire-based JoFETs replace these flux-modulated SQUID loops, creating gate-tunable transmons that rely on a static voltage instead of a continuous current [310, 311], with the advantages of reduced dissipation, cross talk, and flux noise. Lithography-based two-dimensional JoFETs [319, 320] provide the additional benefit of easier scaling, and fit in the trend of integrating CMOS technologies such as 3D routing with through-silicon vias (TSVs) and multi-level wiring in quantum circuits [321].

These experiments have typically been realized with academic fabrication techniques such as aluminum lift-off [312], electron-beam lithography of the junction areas [322], or the use of materials such as InAs and GaAs [323]. It remains to be seen if a modern transistor could be modified to perform the same tasks, and if so, what precisely would have to be changed for it to perform optimally [302]. Such mass-manufacturable JoFETs could have a large impact especially in the fast-growing field of superconducting qubits.

4.3. Optimization of superconducting devices

FETs are typically optimized for large on/off current ratios, short switching times, low energy dissipation and small footprint. Most of these concerns are irrelevant for JoFET applications. In a superconducting qubit, the supercurrent is varied by only a few percent during operation to change the Josephson coupling [310] and large on/off ratios are not essential. Concerning the switching times and low energy

dissipation, in a JoFET the capacitance of the junction itself is far smaller than that of the qubit to which it provides the inductance, and therefore the LC time $t = \sqrt{LC}$ to discharge the channel is guaranteed to be short enough for qubit control. The superconducting state of the circuit ensures that RC times are zero, and that dissipation is minimal even at high frequencies. The fabrication of JoFETs instead seeks to realize devices with critical currents on the order of tens of nA [310], few two-level systems [324, 325], little quasiparticle tunneling [326], and low sensitivity to flux noise in the channel or charge noise on the gate electrode. Apart from the last requirement, which is less stringent in the today's most common type of superconducting qubit [327], these aims are all helped by increasing the supercurrent density of the JoFET, as we now discuss.

For the phase information of the superconducting condensate in one lead to be coherently transmitted to the other, a few processes need to occur successively. First, Andreev reflection requires that both the incoming and outgoing particles tunnel through any potential barriers present between the superconductor and semiconductor. A good intuition for this process can be gained by considering the WKB approximation for the tunneling of a particle. If we assume, for simplicity, a square barrier potential of height \mathfrak{f} and width d , we find that an incoming electron has a transmission probability (transparency) $\square \gg \exp(-d \sqrt{8m^{\text{a}} \mathfrak{f}} / \hbar)$, which for an undressed electron with $m^{\text{a}} = m_e$, a barrier of height $\mathfrak{f} = 0.1$ eV and width $d = 1$ nm, equals roughly $\square \gg 0.1$. Since the reflected hole would have to traverse the same region, we naively expect that the entire process of Andreev reflection occurs with probability $P = \square^2 \gg 0.01$ (a more comprehensive calculation based on the BTK formalism [301] would find $P \gg 0.35 \square^{2.1}$ when $\square = 0.1$). The salient point here is that Andreev reflection is *exponentially suppressed* by an increase in SB height, with about twice as a large an exponent as a single-particle tunneling process, making it critically important to obtain a transparent interface, as in section 1.3




Figure 28. At zero temperature, the remaining limiting energy scales for the proximity effect are the superconducting energy gap Δ and the Thouless energy E_{Th} . This means that when the junction has a large effective length, such that $E_{Th} < \Delta$, the critical current will be limited by the Thouless energy, while shorter junctions, with $E_{Th} > \Delta$, will see I_c limited by the gap Δ instead. Reprinted figure with permission from [308], Copyright (2001) by the American Physical Society.

Once Andreev reflection has occurred, an effective energy gap $\mathcal{D}_{Sm} = \delta D$ will be induced on the semiconducting side of the interface, where Δ is the gap in the bulk superconductor and δ the factor by which it is reduced ($\delta \propto T^2$ in the above approximation). The Andreev pair then has to traverse the channel, during which the electron and hole will dephase due to accumulated differences in energy, and finally a second reflection needs to take place in order to enter the opposing lead. Intuitively, one may expect that the critical current of the junction, which is proportional to the combined likelihood of this entire string of events, would scale as δ^2 and drop exponentially with the length of the channel [305, 306],

$$I_c \propto \delta^2 e^{-L/\xi_{Sm}}, \quad (9)$$

where ξ_{Sm} is an effective coherence length for the Andreev pair inside the semiconductor. Although this exponential decay is an accurate depiction of thermal effects [303, 328, 329] when we replace $\xi_{Sm} \approx L_T = \sqrt{\hbar D/2pk_B T}$, where $D = v_F \ell_e/3$ is the diffusion constant, it does not fully capture the physics of longer channels. For diffusive junctions ($L \gg \ell_e$), the relevant energy scale for the proximity effect turns out to be the *Thouless energy* $E_{Th} = \hbar kD/L^2$ [330, 331], where E_{Th}/\hbar is the rate at which single charges diffuse across the channel [307]. Unless the superconducting gap Δ is smaller than E_{Th} , this diffusion rate will then limit the supercurrent that can cross the channel (before thermal effects are taken into account), as is shown in figure 28. We can thus summarize the zero-temperature behavior as:

$$I_c \propto \delta^2 D \quad (\text{short}), \quad \text{or} \quad I_c \propto \delta^2 E_{Th} \quad (\text{long}), \quad (10)$$

where the dependence of δ on the barrier strength at the interface is described by the BTK model [301]. Depending on how the thermal energy $k_B T$ compares to Δ and E_{Th} , a finite temperature can then be accounted for with a further factor that ranges from e^{-L/L_T} to $T^3/2e^{-L/L_T}$ [307, 332].

These limits to the critical current can be directly translated to guidelines for the design of a good Schottky barrier JoFET (SBJoFET), which are illustrated in figure 29. The main concerns are: (a) to ensure a low barrier between the contacts and the channel, which can be achieved by using materials with good lattice matching, similar effective electron mass, clean interfaces and low SBs. Note that the SB lowering described in figure 2, should significantly aid the latter as channel lengths are made smaller; (b) The effective channel length may be reduced by downscaling the device and increasing its mobility, which could possibly bring it into the ballistic regime; finally, (c) if the Thouless energy is of the same order, or even larger than the superconducting gap of the contact material, further improvements in performance could be gained by using a higher critical temperature of the superconducting contacts.

4.4. The implementation of SBMOSFETs as JoFETs

III-V materials have long been the preferred semiconductors in mesoscopic superconductivity experiments thanks to their higher mobility and the absence of carrier freeze-out at low temperatures [303, 333]. A few years after a gate-tunable proximity effect was detected as a voltage-dependent resistance jump in a Pb/p-InAs/Pb junction [334, 335], it was demonstrated that tunable coherent transport across the entire channel could also be obtained in shorter junctions [336]. The largest supercurrents to date, and some of the most transparent interfaces to semiconducting channels, have been obtained using InAs nanowires [337, 338], which became an especially attractive platform for quantum applications after sub-gap states were further suppressed by epitaxially growing the superconducting aluminum layer [339, 340]. Lithographically defined structures in planar heterostructures containing InAs films were later proposed to allow for easier fabrication of larger circuits that contain multiple junctions [319, 320]. Now, as the demand for scalability grows [341], it is natural to ask whether some of the technologies honed for MOSFET development can be put to use in this field, and whether silicon could be a viable substrate.

In fact, around the same time that it was shown in InAs [336], a gated supercurrent was demonstrated in a 200 nm long, highly doped Si channel contacted by a superconducting Pb alloy [342]. It is possible that the freeze-out of carriers was prevented by the high doping level of $5 \times 10^{18} \text{ cm}^{-3}$, and the channel may have been further populated by field emission from the superconducting leads, allowed by the overlap of the gate with the source and drain electrodes [333]. Members of the same group later contributed to demonstrating a self-aligned Si MOSFET with doped source/drain regions underneath superconducting Nb electrodes [322]. This device was closer to a conventional doped source/drain FET than an SBMOSFET due to the doping level of $5 \times 10^{19} \text{ cm}^{-3}$ underneath the superconducting contacts, without an overlap between the gate and the superconducting electrodes.

An SBJoFET could be formed instead by replacing the doped source/drain regions in this type of device by superconducting silicides, which would have several likely




Figure 29. Three factors limit the supercurrent in an SBJoFET. The interface between the superconducting leads and the channel, depicted in (a) by the red region around the superconducting electrodes, needs to have a small potential barrier for carriers at the Fermi level. Since Andreev reflection is a second-order process, the tunneling through the barrier needs to occur *twice* during a single reflection. The channel length, as depicted by the arrow in (b), should be small enough so that the phase coherence of the particle and hole in the Andreev pair, which drops off exponentially, is not diminished to zero. (c) For short channels, the critical current is linear in the critical temperature of the material in the leads, which are highlighted in the figure.

advantages. As discussed in section 1.3 and suggested by lower capacitance ratios [61], a significant part of the transport in an SBMOSFET occurs further away from the oxide/semiconductor interface compared to conventional MOSFETs. This should reduce surface scattering, improving the mean free path in the channel. Mobility could be further improved by reducing the channel doping, which due to the presence of SBs in the off state would no longer create the risk of short-channel effects. It is however not yet clear how well JoFETs with low doping or undoped Si would perform. Earlier demonstrations of Josephson coupling through silicon weak links used extremely high doping of $1 \times 10^{20} \text{ cm}^{-3}$ [343, 344] (corresponding to 0.2 at%) in order to boost the coherence length [345], but only devices with lower channel doping levels of $5 \times 10^{18} \text{ cm}^{-3}$ [342] and $5 \times 10^{16} \text{ cm}^{-3}$ [322] have exhibited electrostatic gating.

The use of silicides in SBMOSFETs can also provide greater control over the channel length, which can be reduced below the lithographically defined gate length by the encroachment of the metallic alloy underneath the spacers during silicidation. If this process is allowed to continue until the silicide extends beneath the gate electrode, it may enhance SBJoFET operation by significantly reducing the SB height via the image charge. This would ensure a large variation in critical current, and more importantly, provide control over the interface transparency, the main bottleneck to obtaining a Josephson coupling in JoFETs as highlighted in figure 29. Experiments on junctions with InGaAs weak links have shown that a gate effect can be used to suppress SBs up to the point that Andreev reflection dominates transport across the interface [346]. These InGaAs devices had higher doping close to the superconducting contacts [347], placing them between the doped source/drain FET and Schottky FET architectures. Such intermediate devices can also be constructed in CMOS technology by out-diffusing dopants from the source/drain regions, which provides additional control over the SB and may further improve the capacitance ratio [63]. With these options available, and more than three decades of technological progress in semiconductor manufacturing since the first demonstration of a silicon JoFET, we can be optimistic that SBMOSFETs optimized for quantum applications are within technological reach.

5. Conclusions

In this review we have seen that SB source/drain transistors permeate many emerging technologies. We have found that for high performance technologies the consensus is that the SB should be reduced to zero, but that for other applications there are many cases where the SB can be an important asset.

While Si SBMOSFET technology is unlikely to be used for high performance computing, we believe that these transistors may find use for technologies that seek to reduce cost and energy consumption of the fabrication process. We also believe that they have a particular advantage for the realization of low-temperature cryogenic electronics because the source/drain contacts do not freeze out at low temperatures.

The SB technology that is the closest to high performance computing industrialization, is built by arrays of CNT transistors, where the SBs can be engineered to 0 V in the on state. Many of the other problems, such as the nanotube purity, and even the facile preparation of dense network films, have now been solved. This remarkable progress promises realistic and complex circuits in the near future. We have also seen how exploiting the SB in such devices can lead to new types of bio and chemical sensors, whose applications would only be enhanced by a push to develop mainstream CNT transistors for high performance computing.

Like CNT technology, great progress has been made in addressing the difficulties of contact resistance and placement in devices realized in two-dimensional materials. Nevertheless, the realization of complex circuits is still an important goal, even if discrete devices have demonstrated their competitiveness for future high-performance computing. With the ability to tune the SB in unique ways, makes these devices promising for new functional electronics, while also revealing fascinating new physical phenomena.

An important emerging device for ubiquitous electronics is the SGT geometry. While SGT transistors will necessarily have about an order of magnitude lower drive currents than transistors of the same technology operated as conventional FETs, and will also be slower because of the large source-gate capacitance, they can overcome the variability and non-uniformity that is often a result of the low-cost and environmentally beneficial fabrication. Moreover, SGT technologies do not have the same short-channel effects and it should be possible to significantly scale them down compared to conventionally operated TFTs. SGTs have been

demonstrated in organic and oxide materials, enabling the advantages of each one to be exploited.

Organic and oxide TFT technologies are promising for enabling embedded technologies, most notably ubiquitous displays, sensors and flexible electronics. Traditional TFT technologies like organic materials and oxides will always perform worse on performance metrics when compared to CMOS due to lower mobility, and the difficulty in scaling them to smaller dimensions. Nevertheless, for applications where high performance computing is not necessary and where environmental and cost concerns are important, these technologies can be an excellent solution. One of the most notable results from this field has been the demonstration of a 32-bit ARM microprocessor using oxide electronics [221], suggesting that this technology is ready for mature development with foundries that are now available. Engineering the SB of such devices becomes increasingly important as device dimensions approach the nanoscale and high frequency applications are sought.

Nanowire SBFETs also offer unique material possibilities and novel designs that are promising for future technologies. One emerging concept is RFETs, which are promising for low-cost and ubiquitous circuit elements such as logic gates and especially circuits that require the ability to alter their functionality in real time. Applications include embedded electronics and especially security applications.

As in high performance computing applications, transport in JoFETs is typically limited by the transparency of the interface between the superconducting leads and the semi-conducting channel. The transmittance of this barrier can be improved by reducing its width with high doping or by control with a gate voltage, allowing for the current to be limited by decoherence in the channel [333]. This decoherence can be reduced by the decrease in channel length achieved by the lateral encroachment typical of SBFET fabrication methods. SBFETs, high (local) doping, or potentially a combination thereof, thus offer a way to fabricate JoFETs on silicon, where superconducting transport is otherwise hindered by large, fixed SBs. Finally, in analogy with SBMOSFETs and SGTs, an ideal implementation of JoFETs might be to make use of a single gated barrier to control the state of the device. These devices could be of use especially in superconducting quantum technologies, where tunable Josephson junctions typically comprise two fixed-coupling tunneling junctions. Replacing these would half the junction count, reduce flux crosstalk and sensitivity to flux noise, and allow tunability by a static voltage instead of a continuous current.

In conclusion, we have seen how all SB device technologies take advantage of simpler processing steps and reduced environmental footprint compared to CMOS technologies. This is due to the reduced need for doping, which typically involves high temperature and energy-consuming processes. For this reason, developing SB devices to their fullest extent is important for both future electronics and society.

Acknowledgments

L.E.C.: This article is dedicated to Mark Reed, my thesis advisor from 1996–2001. It is emblematic of him on so many levels. First, the topic is originating from my thesis work. The scope of the paper is a symbol of his optimism and confidence about research projects in general. It is representative of his research interests in a multitude of fields, which finally imbued me with the same taste. Finally, the first authors on this paper are both young scholars and represent his commitment to supporting young scientists. Mark's wisdom remains with all of us who knew him.

AK and MS acknowledge AdMOS GmbH, Germany, and Max Planck Institute for Solid State Research Stuttgart, Germany, for support. FL acknowledges the ANR project SUNISiDEUP (ANR-19-CE47-0010). AF and FL acknowledge the CEA Nanoscience program 14. This project was funded by the German Federal Ministry of Education and Research ('SOMOFLEX', No. 13FH015IX6), German Research Foundation (DFG) under Grant KL 1042/9-2 (SPP FFlexCom), and EU H2020 RISE ('DOMINO', No. 645760). LEC acknowledges funding from the ANR under contract ANR-21-FAI1-0006-01.

Data availability statement

The data cannot be shared publicly on publication as data is from other papers and has not been previously published.

ORCID iDs

Mike Schwarz  <https://orcid.org/0000-0001-5801-3961>
 Tom D Vethaak  <https://orcid.org/0000-0002-7651-9525>
 Alexander Kloes  <https://orcid.org/0000-0002-6485-1512>
 Max Lemme  <https://orcid.org/0000-0003-4552-2411>
 Laurie E Calvet  <https://orcid.org/0000-0001-9946-1971>

References

- [1] Hisamoto D, Lee W C, Kedzierski J, Takeuchi H, Asano K, Kuo C, Anderson E, King T J, Bokor J and Hu C 2000 *IEEE Trans. Electron Devices* 47 2320–5
- [2] International roadmap for devices and systems (IRDS) 2022 edition - IEEE IRDS <http://irds.ieee.org/editions/2021>
- [3] Braun F 1875 *Ann. Phys.* 229 556–63
- [4] Rideout V L 1978 *Thin Solid Films* 48 261–91
- [5] Sze S M 2007 *Physics of Semiconductor Devices* 3rd edn (New York: Wiley)
- [6] Nishi Y Insulated Gate Field Effect Transistor and Its Manufacturing Method, filed Dec 8, 1966, issued April 28, 1970 Japanese Patent 587 527
- [7] Larson J and Snyder J P 2006 *IEEE Trans. Electron Devices* 53 1048–58
- [8] Cho W S, Gupta S K and Roy K 2014 *IEEE Trans. Electron Devices* 61 4025–31

- [9] Schwarz M, Calvet L E, Snyder J P, Krauss T, Schwalke U and Kloes A 2017 *IEEE Trans. Electron Devices* **64** 3808–15
- [10] Forrest S R 2004 *Nature* **428** 911–8
- [11] Shannon J M and Gerstner E G 2003 *IEEE Electron Device Lett.* **24** 405–7
- [12] Heinzig A, Slesazek S, Kreupl F, Mikolajick T and Weber W M 2012 *Nano Lett.* **12** 119–24
- [13] Crowell C R 1969 *Solid-State Electron.* **12** 55–9
- [14] Cammilleri D, Fossard F, Débarre D, Tran Manh C, Dubois C, Bustarret E, Marcenat C, Achatz P, Bouchier D and Boulmer J 2008 *Thin Solid Films* **517** 75–9
- [15] Tung R T 2001 *Mater. Sci. Eng.: R: Rep.* **35** 1–138
- [16] Tung R T 2014 *Appl. Phys. Revs* **1** 011304
- [17] Léonard F and Talin A A 2011 *Nat. Nanotechnol.* **6** 773–83
- [18] Allain A, Kang J, Banerjee K and Kis A 2015 *Nat. Mater.* **14** 1195–205
- [19] Zheng Y, Gao J, Han C and Chen W 2021 *Cell Rep. Phys. Sci.* **2** 100298
- [20] Chen R S, Ding G, Zhou Y and Han S T 2021 *J. Mater. Chem. C* **9** 11407–27
- [21] Calahorra Y, Mendels D and Epstein A 2014 *Nanotechnology* **25** 145203
- [22] Calahorra Y, Yalon E and Ritter D 2015 *J. Appl. Phys.* **117** 034308
- [23] Yoon K, Hyun J K, Connell J G, Amit I, Rosenwaks Y and Lauhon L J 2013 *Nano Lett.* **13** 6183–8
- [24] Padovani F A and Stratton R 1966 *Solid-State Electron.* **9** 695–707
- [25] Baccarani G 1976 *J. Appl. Phys.* **47** 4122–6
- [26] Bethe H A 1942 *Theory of the Boundary Layer of Crystal Rectifiers* (Radiation Laboratory, Massachusetts Institute of Technology)
- [27] Crowell C 1965 *Solid-State Electron.* **8** 395–9
- [28] Crowell C R and Sze S M 1966 *Solid-State Electron.* **9** 1035–48
- [29] Padovani F 1969 *Solid-State Electron.* **12** 135–6
- [30] Archer R J and Yep T O 1970 *J. Appl. Phys.* **41** 303–11
- [31] Bardeen J 1961 *Phys. Rev. Lett.* **6** 57–9
- [32] Harrison W A 1961 *Phys. Rev.* **123** 85–9
- [33] Stratton R 1962 *Phys. Rev.* **126** 2002–14
- [34] Crowell C R and Rideout V L 1969 *Solid-State Electron.* **12** 89–105
- [35] Tōyama N 1988 *J. Appl. Phys.* **63** 2720–4
- [36] Tōyama N 1988 *J. Appl. Phys.* **64** 2515–8
- [37] Krieger G and Swanson R M 1981 *J. Appl. Phys.* **52** 5710–7
- [38] Majkusiak B and Jakubowski A 1985 *J. Appl. Phys.* **58** 3141–4
- [39] Nicholls J, Dimitrijević S, Tanner P and Han J 2019 *Sci. Rep.* **9** 3754
- [40] Wentzel G 1926 *ZPhys* **38** 518–29
- [41] Kramers H A 1926 *Z. für Phys.* **39** 828–40
- [42] Brillouin L 1926 *Compt. Rend. Hebd. Seances Acad. Sci.* **183** 24–6
- [43] Gundlach K H 1966 *Solid-State Electron.* **9** 949–57
- [44] Cattani C 2008 *Balkan J. Geom. Appl.* **13** 27–37
- [45] Farokhnejad A, Horst F, Iñíguez B, Lime F and Kloes A 2019 Evaluation of static/transient performance of TFET inverter regarding device parameters using a compact model *ESSDERC 2019-49th European Solid-State Device Research Conf. (ESSDERC)* pp 202–5
- [46] Frensley W R 1990 *Rev. Mod. Phys.* **62** 745–91
- [47] Frensley W R 1986 *Phys. Rev. Lett.* **57** 2853–6
- [48] Querlioz D, Saint-Martin J, Do V N, Bournel A and Dollfus P 2006 *IEEE Trans. Nano.* **5** 737–44
- [49] Guo J and Lundstrom M 2002 *IEEE Trans. Electron Devices* **49** 1897–902
- [50] Bescond M, Autran J, Munteanu D and Lannoo M 2004 *Solid-State Electron.* **48** 567–74
- [51] Maex K and van Rossum M (ed) 1995 *Properties of Metal Silicides* (Herts, United Kingdom: INSPEC, the Institution of Electrical Engineers)
- [52] Tu K N 1981 *Appl. Phys. Lett.* **38** 626
- [53] Breil N *et al* 2015 *Microelectron. Eng.* **137** 79–87
- [54] Calvet L E, Luebben H, Reed M A, Wang C, Snyder J P and Tucker J R 2000 *Superlattices Microstruct.* **28** 501–6
- [55] Carron V *et al* 2009 Platinum silicide metallic source amp; drain process optimization for fdsoi pmosfets 2009 *IEEE Int. SOI Conf.* pp 1–2
- [56] Poiroux T *et al* 2009 Highly performant FDSOI pMOSFETs with metallic source/drain 2009 *Int. Symp. on VLSI Technology, Systems, and Applications* pp 88–9
- [57] Kinoshita A, Tsuchiya Y, Yagishita A, Uchida K and Koga J 2004 Solution for high-performance Schottky-source/drain MOSFETs: Schottky barrier height engineering with dopant segregation technique VLSI Technology 2004 *Digest of Technical Papers. 2004 Symp. on (IEEE)* pp 168–9
- [58] Thornton R L 1981 *Electron. Lett* **17** 485–6
- [59] Knoch J, Zhang M, Feste S and Mantl S 2007 *Microelectron. Eng.* **84** 2563–71
- [60] Calvet L E, Wheeler R G and Reed M A 2002 *Appl Phys Lett.*
- [61] Valentin R, Dubois E, Raskin J p, Dambrine G, Larrieu G, Breil N and Danneville F 2007 Investigation of high frequency performance for schottky-barrier p-MOSFET 2007 *Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems* pp 32–5
- [62] Valentin R, Dubois E, Raskin J, Larrieu G, Dambrine G, Lim T C, Breil N and Danneville F 2008 *IEEE Trans. Electron Devices* **55** 1192–202
- [63] Valentin R, Dubois E, Larrieu G, Raskin J P, Dambrine G, Breil N and Danneville F 2009 *IEEE Electron Device Lett.* **30** 1197–9
- [64] Pearman D J 2007 Electrical characterisation and modelling of schottky barrier metal source/drain MOSFETs *PhD Thesis* University of Warwick
- [65] Pearman D J, Pailloncy G, Raskin J P, Larson J M, Snyder J P, Parker E H C and Whall T E 2007 *IEEE Trans. Electron Devices* **54** 2796–802
- [66] Raskin J P, Pearman D J, Pailloncy G, Larson J M, Snyder J, Leadley D L and Whall T E 2008 *IEEE Electron Device Lett.* **29** 396–8
- [67] Du G, Liu X and Han R 2011 *Sci. China Inf. Sci.* **54** 1756–61
- [68] Uchida K, Matsuzawa K, Koga J, Takagi S i and Toriumi A 2000 *Appl. Phys. Lett.* **76** 3992–4
- [69] Shih C H and Liang J T 2010 *IEEE Trans. Electron Devices* **57** 1774–80
- [70] Shih C H, Chang W, Wu W F and Lien C 2012 *IEEE Trans. Electron Devices* **59** 1614–20
- [71] Shih C H, Yeh S P, Liang J T and Luo Y X 2009 *Semicond. Sci. Technol.* **24** 025013
- [72] Shih C H, Liang J T and Luo Y X 2012 *IEEE Trans. Electron Devices* **59** 1599–606
- [73] Luo Y X and Shih C H 2014 *Semicond. Sci. Technol.* **29** 115006
- [74] Cheng Z *et al* 2022 *Nat. Electron.* **5** 416–23
- [75] Franklin A D 2015 *Science* **349** aab2750
- [76] Das S *et al* 2021 *Nat. Electron.* **4** 786–99
- [77] Peng L M, Zhang Z and Qiu C 2019 *Nat. Electron.* **2** 499
- [78] Jia C, Lin Z, Huang Y and Duan X 2019 *Chem. Rev.* **119** 9074–135
- [79] Arjmand T, Legallais M, Nguyen T T T, Serre P, Vallejo-Perez M, Morisot F, Salem B and Ternon C 2022 *Nanomaterials* **12** 1043
- [80] Weber W M and Mikolajick T 2017 *Rep. Prog. Phys.* **80** 066502
- [81] Cao W, Kang J, Sarkar D, Liu W and Banerjee K 2015 *IEEE Trans. Electron Devices* **62** 3459–69

- [82] Lemme M C, Li L J, Palacios T and Schwierz F 2014 *MRS Bull.* **39** 711–8
- [83] Fiori G, Bonaccorso F, Iannaccone G, Palacios T, Neumaier D, Seabaugh A, Banerjee S K and Colombo L 2014 *Nat. Nanotechnol.* **9** 768–79
- [84] Schwierz F, Pezoldt J and Granzner R 2015 *Nanoscale* **7** 8261–83
- [85] Prakash A, Ilatikhameneh H, Wu P and Appenzeller J 2017 *Sci. Rep.* **7** 12596
- [86] Joensen P, Frindt R F and Morrison S R 1986 *Mater. Res. Bull.* **21** 457–61
- [87] Novoselov K S, Geim A K, Morozov S V, Jiang D, Zhang Y, Dubonos S V, Grigorieva I V and Firsov A A 2004 *Science* **306** 666–9
- [88] Schwierz F 2013 *Proc. IEEE* **101** 1567–84
- [89] Bhimanapati G R *et al* 2015 *ACS Nano* **9** 11509–39
- [90] Butler S Z *et al* 2013 *ACS Nano* **7** 2898–926
- [91] Radisavljevic B, Radenovic A, Brivio J, Giacometti V and Kis A 2011 *Nat. Nanotechnol.* **6** 147–50
- [92] Choi W, Choudhary N, Han G H, Park J, Akinwande D and Lee Y H 2017 *Mater. Today* **20** 116–30
- [93] Liu H, Neal A T, Du Y and Ye P D 2013 ECS Meeting Abstracts
- [94] Fiori G, Szafraneck B N, Iannaccone G and Neumaier D 2013 *Appl. Phys. Lett.* **103** 233509
- [95] Shen P C *et al* 2021 *Nature* **593** 211–7
- [96] Xiong Y, Xu D, Feng Y, Zhang G, Lin P and Chen X 2023 *Adv. Mater.* n/a 2206939
- [97] Li L, Yu Y, Ye G J, Ge Q, Ou X, Wu H, Feng D, Chen X H and Zhang Y 2014 *Nat. Nanotechnol.* **9** 372–7
- [98] Das S and Appenzeller J 2013 *Appl. Phys. Lett.* **103** 103501
- [99] Liu Y, Zhang S, He J, Wang Z M and Liu Z 2019 *Nano-Micro Lett.* **11** 13
- [100] Liu C, Chen H, Wang S, Liu Q, Jiang Y G, Zhang D W, Liu M and Zhou P 2020 *Nat. Nanotechnol.* **15** 545–57
- [101] Huang X, Liu C and Zhou P 2022 *Npj 2D Mater Appl* **6** 1–19
- [102] Tulevski G S, Franklin A D, Frank D, Lobe J M, Cao Q, Park H, Afzali A, Han S J, Hannon J B and Haensch W 2014 *ACS Nano* **8** 8730–45
- [103] Hills G *et al* 2018 *IEEE Trans. Nanotechnol.* **17** 1259–69
- [104] Harris P J F 2009 *Carbon Nanotube Science: Synthesis, Properties and Applications* (Cambridge: Cambridge University Press) ISBN 978-3-540-72864-1
- [105] Jorio A, Dresselhaus G and Dresselhaus M S (ed) 2008 *Carbon Nanotubes: Advanced Topics in the Synthesis, Structure, Properties and Applications* 2008th edn (Berlin, New York: Springer)
- [106] Loiseau A, Launois-Bernede P, Petit P, Roche S and Salvétat J P 2010 *Understanding Carbon Nanotubes: From Basics to Applications Softcover Reprint of Hardcover* 1st edn (Berlin, New York: Springer) 2006 édition
- [107] Anantram M P and Léonard F 2006 *Rep. Prog. Phys.* **69** 507–61
- [108] Charlier J C, Blase X and Roche S 2007 *Rev. Mod. Phys.* **79** 677–732
- [109] Appenzeller J, Knoch J, Derycke V, Martel R, Wind S and Avouris P 2002 *Phys. Rev. Lett.* **89** 126801
- [110] Bachtold A, Hadley P, Nakanishi T and Dekker C 2001 *Science (New York, N.Y.)* **294** 1317–20
- [111] Javey A, Kim H, Brink M, Wang Q, Ural A, Guo J, McIntyre P, McEuen P, Lundstrom M and Dai H 2002 *Nat. Mater.* **1** 241–6
- [112] Ilani S, Donev L a K, Kindermann M and McEuen P L 2006 *Nat. Phys.* **2** 687–91
- [113] Rutherglen C, Jain D and Burke P 2009 *Nat. Nanotechnol.* **4** 811–9
- [114] Rutherglen C, Kane A A, Marsh P F, Cain T A, Hassan B I, AlShareef M R, Zhou C and Galatsis K 2019 *Nat. Electron.* **2** 530–9
- [115] Cazin d'Honincthun H, Galdin-Retailleau S, Bournel A, Dollfus P and Bourgoïn J P 2008 *C.R. Phys.* **9** 67–77
- [116] Perebeinos V, Tersoff J and Avouris P 2005 *Phys. Rev. Lett.* **94** 086802
- [117] Zhou X, Park J Y, Huang S, Liu J and McEuen P L 2022 *Phys. Rev. Lett.* **95** 146805
- [118] Dürkop T, Getty S A, Cobas E and Fuhrer M S 2004 *Nano Lett.* **4** 35–9
- [119] Brady G J, Jinkins K R and Arnold M S 2017 *J. Appl. Phys.* **122** 124506
- [120] Tans S J, Verschuereen A R M and Dekker C 1998 *Nature* **393** 49–52
- [121] Martel R, Schmidt T, Shea H R, Hertel T and Avouris P 1998 *Appl. Phys. Lett.* **73** 2447–9
- [122] Heinze S, Tersoff J, Martel R, Derycke V, Appenzeller J and Avouris P 2002 *Phys. Rev. Lett.* **89** 106801
- [123] Radosavljević M, Heinze S, Tersoff J and Avouris P 2003 *Appl. Phys. Lett.* **83** 2435–7
- [124] Guo J, Datta S and Lundstrom M 2004 *IEEE Trans. Electron Devices* **51** 172–7
- [125] Knoch J, Mantl S and Appenzeller J 2005 *Solid-State Electron.* **49** 73–6
- [126] Javey A, Guo J, Farmer D B, Wang Q, Yenilmez E, Gordon R G, Lundstrom M and Dai H 2004 *Nano Lett.* **4** 1319–22
- [127] Lau C, Srimani T, Bishop M D, Hills G and Shulaker M M 2018 *ACS Nano* **12** 10924
- [128] Javey A, Guo J, Wang Q, Lundstrom M and Dai H 2003 *Nature* **424** 654–7
- [129] Zhang Z *et al* 2007 *Nano Lett.* **7** 3603–7
- [130] Ding L *et al* 2009 *Nano Lett.* **9** 4209–14
- [131] Martel R, Derycke V, Lavoie C, Appenzeller J, Chan K K, Tersoff J and Avouris P 2001 *Phys. Rev. Lett.* **87** 256805
- [132] Avouris P and Chen J 2006 *Mater. Today* **9** 46–54
- [133] Avouris P, Freitag M and Perebeinos V 2008 *Nat. Photon.* **2** 341–50
- [134] Chen Z, Appenzeller J, Knoch J, Lin Y m and Avouris P 2005 *Nano Lett.* **5** 1497–502
- [135] Fediai A, Ryndyk D A, Seifert G, Mothes S, Claus M, Schröter M and Cuniberti G 2016 *Nanoscale* **8** 10240–51
- [136] Franklin A D and Chen Z 2010 *Nat. Nanotechnol.* **5** 858–62
- [137] Solomon P M 2011 *IEEE Electron Device Lett.* **32** 246–8
- [138] Franklin A D, Farmer D B and Haensch W 2014 *ACS Nano* **8** 7333–9
- [139] Pitner G, Hills G, Llinas J P, Persson K M, Park R, Bokor J, Mitra S and Wong H S P 2019 *Nano Lett.* **19** 1083–9
- [140] Franklin A D, Han S J, Tulevski G S, Luisier M, Breslin C M, Gignac L, Lundstrom M S and Haensch W 2011 Sub-10 nm carbon nanotube transistor 2011 *Int. Electron Devices Meeting* pp 23.7.1–23.7.3
- [141] Franklin A D, Luisier M, Han S J, Tulevski G, Breslin C M, Gignac L, Lundstrom M S and Haensch W 2012 *Nano Lett.* **12** 758–62
- [142] Qiu C, Zhang Z, Xiao M, Yang Y, Zhong D and Peng L M 2017 *Science* **355** 271
- [143] John D, Castro L, Clifford J and Pulfrey D 2003 *IEEE Trans. Nanotechnol.* **2** 175–80
- [144] Chen Z, Farmer D, Xu S, Gordon R, Avouris P and Appenzeller J 2008 *IEEE Electron Device Lett.* **29** 183–5
- [145] Franklin A D, Koswatta S O, Farmer D, Tulevski G S, Smith J T, Miyazoe H and Haensch W 2012 Scalable and fully self-aligned n-type carbon nanotube transistors with gate-all-around 2012 *Int. Electron Devices Meeting* pp 4.5.1–4.5.4
- [146] Franklin A D *et al* 2013 *Nano Lett.* **13** 2490–5
- [147] Srimani T, Hills G, Bishop M D and Shulaker M M 2019 *IEEE Trans. Nanotechnol.* **18** 132–8

- [148] Pacheco-Sanchez A, Fuchs F, Mothes S, Zienert A, Schuster J, Gemming S and Claus M 2018 *IEEE Trans. Nanotechnol.* **17** 100–7
- [149] Hills G *et al* 2019 *Nature* **572** 595–602
- [150] Iijima S 1991 *Nature* **354** 56
- [151] Shulaker M M, Hills G, Patil N, Wei H, Chen H Y, Wong H S P and Mitra S 2013 *Nature* **501** 526
- [152] Han S J *et al* 2017 *Nat. Nanotechnol.* **12** 861–5
- [153] Bishop M D, Hills G, Srimani T, Lau C, Murphy D, Fuller S, Humes J, Ratkovich A, Nelson M and Shulaker M M 2020 *Nat. Electron.* **3** 492–501
- [154] Daneshvar F, Chen H, Noh K and Sue H J 2021 *Nanoscale Adv.* **3** 942
- [155] Shulaker M M, Hills G, Park R S, Howe R T, Saraswat K, Wong H S P and Mitra S 2017 *Nature* **547** 74–8
- [156] Thelander C *et al* 2006 *Mater. Today* **9** 28–35
- [157] Léonard F and Talin A A 2006 *Phys. Rev. Lett.* **97** 026804
- [158] Léonard F, Talin A A, Swartzentruber B S and Picraux S T 2009 *Phys. Rev. Lett.* **102** 106805
- [159] Auth C and Plummer J D 1997 *IEEE Electron Device Lett.* **18** 74–6
- [160] Shalev G, Landman G, Amit I, Rosenwaks Y and Levy I 2013 *NPG Asia Mater.* **5** e41
- [161] Wu Y, Xiang J, Yang C, Lu W and Lieber C M 2004 *Nature* **430** 61–5
- [162] Weber W M *et al* 2006 *Nano Lett.* **6** 2660–6
- [163] Lin Y C, Lu K C, Wu W W, Bai J, Chen L J, Tu K N and Huang Y 2008 *Nano Lett.* **8** 913–8
- [164] Simon M *et al* 2018 A wired-AND transistor: Polarity controllable FET with multiple inputs 2018 *76th Device Research Conf. (DRC) (Santa Barbara, CA)* (IEEE) pp 1–2
- [165] Kral S, Zeiner C, Stöger-Pollach M, Bertagnolli E, den Hertog M I, Lopez-Haro M, Robin E, El Hajraoui K and Lugstein A 2015 *Nano Lett.* **15** 4783–7
- [166] Wind L, Böckle R, Sistani M, Schweizer P, Maeder X, Michler J, Murphey C G, Cahoon J and Weber W M 2022 *ACS Appl. Mater. Interfaces* **acsaami.2c04599**
- [167] Wind L *et al* 2022 *Small* **r/a** 2204178
- [168] Habicht S, Zhao Q T, Feste S F, Knoll L, Trelenkamp S, Ghyselen B and Mantl S 2010 *Nanotechnology* **21** 105701
- [169] Tan E J, Pey K L, Singh N, Lo G Q, Chi D Z, Chin Y K, Tang L J, Lee P S and Ho C K F 2008 *IEEE Electron Device Lett.* **29** 902–5
- [170] Mauersberger T, Ibrahim I, Grube M, Heinzig A, Mikolajick T and Weber W M 2020 *Solid-State Electron.* **168** 107724
- [171] Gandhi R, Chen Z, Singh N, Banerjee K and Lee S 2011 *IEEE Electron Device Lett.* **32** 437–9
- [172] Knoll L, Zhao Q T, Nichau A, Richter S, Luong G V, Trelenkamp S, Schafer A, Selmi L, Bourdelle K K and Mantl S 2013 Demonstration of improved transient response of inverters with steep slope strained Si NW TFETs by reduction of TAT with pulsed *I-V* and NW scaling 2013 *IEEE Int. Electron Devices Meeting (IEEE)* pp 4.4.1–4.4.4
- [173] Chang T C, Tsao Y C, Chen P H, Tai M C, Huang S P, Su W C and Chen G F 2020 *Mater. Today Adv.* **5** 100040
- [174] Zhang J, Wilson J, Auton G, Wang Y, Xu M, Xin Q and Song A 2019 *Proc. Natl. Acad. Sci.* **116** 4843–8
- [175] Myny K 2018 *Nat. Electron.* **1** 30–9
- [176] Takei K, Gao W, Wang C and Javey A 2019 *Proc. IEEE* **107** 2155–67
- [177] Mirshojaeian Hosseini M J and Nawrocki R A 2021 *Micromachines* **12** 655
- [178] Petti L, Münzenrieder N, Vogt C, Faber H, Büthe L, Cantarella G, Bottacchi F, Anthopoulos T D and Tröster G 2016 *Appl. Phys. Rev.* **3** 021303
- [179] Kumar A, Goyal A K and Gupta N 2020 *ECS J.f Solid State Sci. Technol.* **9** 115022
- [180] Tixier-Mita A, Ihida S, Ségard B D, Cathcart G A, Takahashi T, Fujita H and Toshiyoshi H 2016 *Jpn. J. Appl. Phys.* **55** 04EA08
- [181] Zhou L, Mao J, Ren Y, Han S T, Roy V A L and Zhou Y 2018 *Small* **14** 1703126
- [182] Münzenrieder N, Petti L, Zysset C, Kinkeldei T, Salvatore G A and Tröster G 2013 *IEEE Trans. Electron Devices* **60** 2815–20
- [183] van de Burgt Y, Melianas A, Keene S T, Malliaras G and Salleo A 2018 *Nat. Electron.* **1** 386–97
- [184] Weimer P K 1962 *Proc. IRE* **50** 1462–9
- [185] Yamamoto Y 2012 *Japan. J. Appl. Phys.* **51** 060001
- [186] Sameshima T, Usui S and Sekiya M 1986 *IEEE Electron Device Lett.* **7** 276–8 conference Name: IEEE Electron Device Letters
- [187] Lin H, Yeh K, Huang R, Lin C and Huang T 2001 *IEEE Electron Device Lett.* **22** 179–81
- [188] Lin H C, Yeh K L, Huang T Y, Huang R G and Sze S 2001 *IEEE Trans. Electron Devices* **49** 264–70
- [189] Huang C F and Tsui B Y 2006 *IEEE Electron Device Lett.* **27** 43–5
- [190] Chan K Y, Kirchhoff J, Gordijn A, Knipp D and Stiebig H 2009 *Thin Solid Films* **517** 6383–5
- [191] Shin J W, Cho W J, Choi C J and Jang M 2009 *Appl. Phys. Lett.* **94** 053502
- [192] Shin J W, Choi C J, Jang M and Cho W J 2008 *IEEE Electron Device Lett.* **29** 1336–9
- [193] Choi S J, Han J W, Kim S, Moon D I, Jang M and Choi Y K 2010 *IEEE Electron Device Lett.* **31** 228–30
- [194] De Iacovo A, Ferrone A, Colace L, Minotti A, Maiolo L and Pecora A 2016 *Solid-State Electron.* **126** 1–4
- [195] Powell M J 1989 *IEEE Trans. Electron Devices* **36** 2753–63
- [196] Guo X *et al* 2017 *IEEE Trans. Electron Devices* **64** 1906–21
- [197] Sporea R A, Trainor M J, Young N D, Shannon J M and Silva S R P 2010 *IEEE Trans. Electron Devices* **57** 2434–9
- [198] Valletta A, Mariucci L, Rapisarda M and Fortunato G 2013 *J. Appl. Phys.* **114** 064501
- [199] Shannon J, Dovinos D, Balon F, Glasse C and Brotherton S 2005 *IEEE Electron Device Lett.* **26** 734–6
- [200] Ma A M, Gupta M, Afshar A, Shoute G, Tsui Y Y, Cadien K C and Barlage D W 2013 *Appl. Phys. Lett.* **103** 253503
- [201] Wang G, Zhuang X, Huang W, Yu J, Zhang H, Facchetti A and Marks T J 2021 *Adv. Sci.* **8** 2101473
- [202] Shannon J M and Gerstner E G 2004 *Solid-State Electron.* **48** 1155–61
- [203] Balon F, Shannon J M and Sealy B J 2005 *Appl. Phys. Lett.* **86** 073503
- [204] Sporea R A, Burrige T and Silva S R P 2015 *Sci. Rep.* **5** 14058
- [205] Adl A H, Ma A, Gupta M, Benlamri M, Tsui Y Y, Barlage D W and Shankar K 2012 *ACS Appl. Mater. Interfaces* **4** 1423–8
- [206] Bestelink E, de Sagazan O, Motte L, Bateson M, Schultes B, Silva S R P and Sporea R A 2021 *Adv. Intell. Syst.* **3** 2000199
- [207] Bestelink E, Zschieschang U, Bandara R M I, Klauk H and Sporea R A 2021 *Adv. Electron. Mater.* **8** 2101101
- [208] Borchert J W, Zschieschang U, Letzkus F, Giorgio M, Weitz R T, Caironi M, Burghartz J N, Ludwigs S and Klauk H 2020 *Sci. Adv.* **6** eaaz5156
- [209] Tsumura A, Koezuka H and Ando T 1986 *Appl. Phys. Lett.* **49** 1210–2
- [210] Klauk H 2010 *Chem. Soc. Rev.* **39** 2643–66
- [211] Jurchescu O D, Popinciuc M, van Wees B J and Palstra T T M 2007 *Adv. Mater.* **19** 688–92
- [212] Li H, Tee B C-K, Cha J J, Cui Y, Chung J W, Lee S Y and Bee Z 2012 *Journal of the American Chemical Society* **134**

- [213] Pruefer J, Leise J, Nikolaou A, Borchert J W, Darbandy G, Klauk H, Iñíguez B, Gneiting T and Kloes A 2021 *IEEE Trans. Electron Devices* 68 3843–50
- [214] Reese C and Bao Z 2009 *Adv. Funct. Mater.* 19 763–71
- [215] Kumatani A, Li Y, Darmawan P, Minari T and Tsukagoshi K 2013 *Sci. Rep.* 3 1–6
- [216] Lamport Z A *et al* 2018 *Nat. Commun.* 9 1–8
- [217] Wang Q, Jiang S, Zhang B, Shin E Y, Noh Y Y, Xu Y, Shi Y and Li Y 2020 *J. Phys. Chem. Lett.* 11 1466–72
- [218] Liu C, Xu Y and Noh Y Y 2015 *Mater. Today* 18 79–96
- [219] Borchert J W, Peng B, Letzkus F, Burghartz J N, Chan P K L, Zojer K, Ludwigs S and Klauk H 2019 *Nat. Commun.* 10 1–11
- [220] Georgakopoulos S, Sporea R A and Shkunov M 2022 *J. Mater. Chem. C* 10 1282–8
- [221] Biggs J, Myers J, Kufel J, Ozer E, Craske S, Sou A, Ramsdale C, Williamson K, Price R and White S 2021 *Nature* 595 532–6
- [222] Klasens H A and Koelmans H 1964 *Solid-State Electron.* 7 701–2
- [223] Jin S, Tiefel T H, McCormack M, Fastnacht R A, Ramesh R and Chen L H 1994 *Science* 264 413–5
- [224] Prins M W J, Grosse-Holz K, Müller G, Cillessen J F M, Giesbers J B, Weening R P and Wolf R M 1996 *Appl. Phys. Lett.* 68 3650–2
- [225] Ohta H and Hosono H 2004 *Mater. Today* 7 42–51
- [226] Nomura K, Ohta H, Ueda K, Kamiya T, Hirano M and Hosono H 2003 *Science* 300 1269–72
- [227] Nomura K, Ohta H, Takagi A, Kamiya T, Hirano M and Hosono H 2004 *Nature* 432 488–92
- [228] Iñíguez B *et al* 2021 *IEEE J. Electron Devices Soc.* 9 911–32
- [229] Boukhili W, Al-Ghamdi A and Wageh S 2019 *Chin. J. Phys.* 62 358–67
- [230] Iwasaki T, Itagaki N, Den T, Kumomi H, Nomura K, Kamiya T and Hosono H 2007 *Appl. Phys. Lett.* 90 242114
- [231] Chaji R and Nathan A 2013 *Thin Film Transistor Circuits and Systems* (Cambridge: Cambridge University Press)
- [232] Nathan A, Lee S, Jeon S, Song I and Chung U I 2012 *SID Symp. Dig. Tech. Pap.* 43 1–4
- [233] Lee S, Jeon S, Chaji R and Nathan A 2015 *Proc. IEEE* 103 644–64
- [234] Kim W-S *et al* 2010 *Thin Solid Films* 518 518
- [235] Chen R and Lan L 2019 *Nanotechnology* 30 312001
- [236] Myny K *et al* 2014 *Sci. Rep.* 4 7398
- [237] Rha S H, Jung J, Jung Y, Chung Y J, Kim U K, Hwang E S, Park B K, Park T J, Choi J H and Hwang C S 2012 *IEEE Trans. Electron Devices* 59 3357–63
- [238] Shimura Y, Nomura K, Yanagi H, Kamiya T, Hirano M and Hosono H 2008 *Thin Solid Films* 516 5899–902
- [239] Jhaveri R, Nagavarapu V and Woo J C S 2009 *IEEE Trans. Electron Devices* 56 93–9
- [240] Janotti A and Walle C G V d 2009 *Rep. Prog. Phys.* 72 126501
- [241] Ma A M, Gupta M, Chowdhury F R, Shen M, Bothe K, Shankar K, Tsui Y and Barlage D W 2012 *Solid-State Electron.* 76 104–8
- [242] Lee S and Nathan A 2016 *Science* 354 302–4
- [243] Wang Q, Shao Y, Gong P and Shi X 2020 *J. Mater. Chem. C* 8 3113–9
- [244] Yang H, Heo J, Park S, Song H J, Seo D H, Byun K E, Kim P, Yoo I, Chung H J and Kim K 2012 *Science* 336 1140–3
- [245] Wang L, Sun Y, Zhang X, Zhang L, Zhang S and Chan M 2017 *Appl. Phys. Lett.* 110 152105
- [246] Kumar S, Murthy J Y and Alam M A 2005 *Phys. Rev. Lett.* 95 066802
- [247] Gruner G 2006 *J. Mater. Chem.* 16 3533–9
- [248] Xia J, Dong G, Tian B, Yan Q, Zhang H, Liang X and Peng L 2016 *Nanoscale* 8 9988–96
- [249] Sun Y, Li P, Kauppinen E I, Sun D M and Ohno Y 2022 *RSC Adv.* 12 16291–5
- [250] Portilla L *et al* 2020 *ACS Nano* 14 14036–46
- [251] Derycke V, Martel R, Appenzeller J and Avouris P 2002 *Appl. Phys. Lett.* 80 2773–5
- [252] Aguirre C M, Levesque P L, Paillet M, Lapointe F, St-Antoine B C, Desjardins P and Martel R 2009 *Adv. Mater.* 21 3087–91
- [253] Schroeder V, Savagatrup S, He M, Lin S and Swager T M 2018 *Chem. Rev.*
- [254] Dai B, Zhou R, Ping J, Ying Y and Xie L 2022 *TrAC, Trends Anal. Chem.* 154 116658
- [255] Tyagi D, Wang H, Huang W, Hu L, Tang Y, Guo Z, Ouyang Z and Zhang H 2020 *Nanoscale* 12 3535–59
- [256] Kedzierski J, Xuan P, Anderson E H, Bokor J, King T J and Hu C 2000 Complementary silicide source/drain thin-body MOSFETs for the 20 nm gate length regime *Electron Devices Meeting, 2000 IEDM'00 Technical Digest Int. (IEEE)* pp 57–60
- [257] Weber W M, Heinzig A, Trommer J, Martin D, Grube M and Mikolajick T 2014 *Solid-State Electron.* 102
- [258] Weber W M, Trommer J, Heinzig A and Mikolajick T 2018 Germanium based nanowire polarity controllable transistor *Functionality-enhanced devices: an alternative to Moore's Law* ed P E Gaillardon (IET) Ch 3
- [259] Mikolajick T, Galderisi G, Simon M, Rai S, Kumar A, Heinzig A, Weber W M and Trommer J 2021 *Solid-State Electron.* 186
- [260] Talin A A, Léonard F, Katzenmeyer A M, Swartzentruber B S, Picraux S T, Toimil-Molares M E, Cederberg J G, Wang X, Hersee S D and Rishinaramangalum A 2010 *Semicond. Sci. Technol.* 25 024015
- [261] Martin D, Heinzig A, Grube M, Geelhaar L, Mikolajick T, Riechert H and Weber W M 2011 *Phys. Rev. Lett.* 107 216807
- [262] Weber W M, Geelhaar L, Lamagna L, Fanciulli M, Kreupl F, Unger E, Riechert H, Scarpa G and Lugli P 2008 *Nanotechnology, 2008 NANO '08. 8th IEEE Conf. on* pp 580–1
- [263] Trommer J *et al* 2017 *ACS Nano* 11 1704–11
- [264] Böckle R, Sistani M, Lipovec B, Pohl D, Rellinghaus B, Lugstein A and Weber W M 2021 *Adv. Mater. Technol.* 2100647
- [265] Lin Y M, Appenzeller J and Avouris P 2004 Novel carbon nanotube FET design with tunable polarity *Electron Devices Meeting, 2004 IEDM Technical Digest IEEE Int.* pp 687–90
- [266] Appenzeller J, Knoch J, Tutuc E, Reuter M and Guha S 2006 Dual-gate silicon nanowire transistors with nickel silicide contacts *Electron Devices Meeting, 2006. IEDM'06 Int. (IEEE)* pp 1–4
- [267] Koo S M, Li Q, Edelstein M, Richter C and Vogel E 2005 *Nano Lett.* 5 2519–23
- [268] Wessely F, Krauss T and Schwalke U 2010 Dopant-independent and voltage-selectable silicon-nanowire-CMOS technology for reconfigurable logic applications *Solid-State Device Research Conf. (ESSDERC), 2010 Proc. of the European (IEEE)* pp 365–7
- [269] De Marchi M, Jian Z, Frache S, Sacchetto D, Gaillardon P E, Leblebici Y and De Micheli G 2014 *IEEE Electron Device Lett.* 35 880–2
- [270] Resta G V, Sutar S, Balaji Y, Lin D, Raghavan P, Radu I, Catthoor F, Thean A, Gaillardon P E and de Micheli G 2016 *Sci. Rep.* 6
- [271] Sistani M, Böckle R, Falkensteiner D, Luong M A, den Hertog M I, Lugstein A and Weber W M 2021 *ACS Nano* 15 18135–41
- [272] Wu P, Reis D, Hu X S and Appenzeller J 2021 *Nat. Electron.* 4

- [273] Trommer J, Heinzig A, Baldauf T, Mikolajick T, Weber W M, Raitza M and Völp M 2016 Reconfigurable nanowire transistors with multiple independent gates for efficient and programmable combinational circuits 2016 *Design, Automation Test in Europe Conf. Exhibition (DATE)* pp 169–74
- [274] Trommer J, Heinzig A, Slesazek S, Mikolajick T and Weber W M 2014 *IEEE Electron Device Lett.* 35 141–3
- [275] Rai S, Trommer J, Raitza M, Mikolajick T, Weber W M and Kumar A 2019 *IEEE Trans. Very Large Scale Integr. VLSI Syst.* 27 560–72
- [276] Bi Y, Shamsi K, Yuan J S, Gaillardon P E, Micheli G D, Yin X, Hu X S, Niemier M and Jin Y 2016 *ACM J. Emerg. Technol. Comput. Syst.* 13 1–19
- [277] Rai S, Srinivasa S, Cadareanu P, Yin X, Hu X S, Gaillardon P E, Narayanan V and Kumar A 2018 Emerging reconfigurable nanotechnologies: can they support future electronics? *Proc. of the Int. Conf. on Computer-Aided Design (San Diego California)* (ACM) pp 1–8
- [278] Nakaharai S, Yamamoto M, Ueno K, Lin Y F, Li S L and Tsukagoshi K 2015 *ACS Nano* 9 5976–83
- [279] Larentis S, Fallahzad B, Movva H C P, Kim K, Rai A, Taniguchi T, Watanabe K, Banerjee S K and Tutuc E 2017 *ACS Nano* 11 4832–9
- [280] Pan C *et al* 2020 *Nat. Electron.* 3 383–90
- [281] Zhao Z, Rakheja S and Zhu W 2021 *Nano Lett.* 21 9318–24
- [282] IEEE 2022 International Roadmap for Devices and Systems, Cryogenic Electronics and Quantum Information Processing
- [283] Altshuler B, Aronov A, Gershenson M and Sharvin Y V 1987 *Sov. Sci. Rev. A* 9 223
- [284] Calvet L E, Snyder J P and Wernsdorfer W 2008 *Phys. Rev.* 78 193309 B
- [285] Balestra F, Audaire L and Lucas C 1987 *Solid-State Electron.* 30 321–7
- [286] Calvet L E, Wheeler R G and Reed M A 2007 *Phys. Rev. Lett.* 98 096805
- [287] Calvet L E, Wheeler R G and Reed M A 2007 *Phys. Rev.* B 76
- [288] Calvet L E, Snyder J P and Wernsdorfer W 2008 *Phys. Rev.* 78 195309 B
- [289] Calvet L E, Snyder J P and Wernsdorfer W 2011 *Phys. Rev.* B 83
- [290] Oto K, Takaoka S, Murase K and Ishida S 1994 *J. Appl. Phys.* 76 5339–42
- [291] Sanquer M, Specht M, Ghenim L, Deleonibus S and Guegan G 2000 *Phys. Rev. B* 61 7249–52
- [292] Bardeen J, Cooper L N and Schrieffer J R 1957 *Phys. Rev.* 108 1175
- [293] Bardeen J, Cooper L N and Schrieffer J R 1957 *Phys. Rev.* 106 162
- [294] Kittel C 2005 *Introduction to Solid State Physics* 8th edn (New York: Wiley)
- [295] Andreev A 1964 *Sov. Phys. JETP* 19 1228–31
- [296] Hoevers H, Van Bentum P, Van De Leemput L, Van Kempen H, Schellingerhout A and Van Der Marel D 1988 *Physica C* 152 105–10
- [297] De Raedt H, Michielsen K and Klapwijk T 1994 *Phys. Rev. B* 50 631
- [298] Belzig W, Bruder C and Schön G 1996 *Phys. Rev. B* 54 9443
- [299] Belzig W, Wilhelm F K, Bruder C, Schön G and Zaikin A D 1999 *Superlattices Microstruct.* 25 1251–88
- [300] Tinkham M 1996 *Introduction to superconductivity* 2nd edn (New York: McGraw-Hill)
- [301] Blonder G, Tinkham M and Klapwijk T 1982 *Phys. Rev. B* 25 4515
- [302] Vethaak T D 2021 Silicide-based Josephson field effect transistors for superconducting qubits *PhD Thesis* Université Grenoble Alpes
- [303] Clark T, Prance R and Grassie A 1980 *J. Appl. Phys.* 51 2736–43
- [304] Andreev A 1966 *Sov. Phys. JETP* 22 18–23
- [305] de G 1964 *Rev. Mod. Phys.* 36 225
- [306] Kleinsasser A 1991 *IEEE Trans. Magn.* 27 2589–93
- [307] Dubos P, Courtois H, Pannetier B, Wilhelm F, Zaikin A and Schön G 2001 *Phys. Rev. B* 63 064502
- [308] Josephson B 1964 *Rev. Mod. Phys.* 36 216
- [309] Paolucci F, De Simoni G, Strambini E, Solinas P and Giazotto F 2018 *Nano Lett.* 18 4195–9
- [310] Larsen T W, Petersson K D, Kuemmeth F, Jespersen T S, Krogstrup P, Nygård J and Marcus C M 2015 *Phys. Rev. Lett.* 115 127001
- [311] De Lange G, Van Heck B, Bruno A, Van Woerkom D, Geresdi A, Plissard S, Bakkers E, Akhmerov A and DiCarlo L 2015 *Phys. Rev. Lett.* 115 127002
- [312] De Franceschi S, Kouwenhoven L, Schönenberger C and Wernsdorfer W 2010 *Nat. Nanotechnol.* 5 703–11
- [313] Pekola J P, Heikkilä T, Savin A, Flyktman J, Giazotto F and Hekking F 2004 *Phys. Rev. Lett.* 92 056804
- [314] Nahum M, Eiles T M and Martinis J M 1994 *Appl. Phys. Lett.* 65 3123–5
- [315] Arute F *et al* 2019 *Nature* 574 505–10
- [316] Ho A, Kelly J, Chen Y and Megrant A *Building a practical error-corrected quantum computer in 10 years Q2B20 Conf. oral presentation*
- [317] Annunziata A *Advancing quantum with our partners: a view of the road ahead from ibm Q2B20 Conf. oral presentation*
- [318] IBM's roadmap for scaling quantum technology <https://research.ibm.com/blog/ibm-quantum-roadmap>
- [319] Kjærgaard M, Suominen H J, Nowak M, Akhmerov A, Shabani J, Palmstrøm C, Nichele F and Marcus C M 2017 *Phys. Rev. Appl.* 7 034029
- [320] Casparis L *et al* 2018 *Nat. Nanotechnol.* 13 915–9
- [321] Chow J *Driving quantum computing performance Q2B21 Conf. oral presentation*
- [322] Nishino T, Hatano M, Hasegawa H, Murai F, Kure T, Hiraiwa A, Yagi K and Kawabe U 1989 *IEEE Electron Device Lett.* 10 61–3
- [323] Ivanov Z, Claeson T and Andersson T 1987 *Japan. J. Appl. Phys.* 26 1617
- [324] Martinis J M *et al* 2005 *Phys. Rev. Lett.* 95 210503
- [325] McDermott R 2009 *IEEE Trans. Appl. Supercond.* 19 2–13
- [326] Catelani G, Schoelkopf R J, Devoret M H and Glazman L I 2011 *Phys. Rev. B* 84 064517
- [327] Koch J, Terri M Y, Gambetta J, Houck A A, Schuster D I, Majer J, Blais A, Devoret M H, Girvin S M and Schoelkopf R J 2007 *Phys. Rev. A* 76 042319
- [328] Clarke J 1969 *Proc. R. Soc. A* 308 447–71
- [329] Shepherd J G 1972 *Proc. R. Soc. A* 326 421–30
- [330] Courtois H, Gandit P, Mailly D and Pannetier B 1996 *Phys. Rev. Lett.* 76 130
- [331] Pannetier B and Courtois H 2000 *J. Low Temp. Phys.* 118 599–615
- [332] Kulik I 1970 *Sov. J. Exp. Theor. Phys.* 30 944
- [333] Lengeler B 1974 *Cryogenics* 14 439–47
- [334] Silver A, Chase A, McColl M and Millea M 1978 Superconductor-semiconductor device research *AIP Conf. Proc.* vol 44 (American Institute of Physics) pp 364–79
- [335] Millea M, Silver A and Flesner L 1979 *IEEE Trans. Magn.* 15 435–8
- [336] Takayanagi H and Kawakami T 1985 *Phys. Rev. Lett.* 54 2449
- [337] Doh Y J, van Dam J A, Roest A L, Bakkers E P, Kouwenhoven L P and De Franceschi S 2005 *Science* 309 272–5
- [338] Abay S, Persson D, Nilsson H, Wu F, Xu H, Fogelström M, Shumeiko V and Delsing P 2014 *Phys. Rev. B* 89 214508

- [339] Krogstrup P, Ziino N, Chang W, Albrecht S, Madsen M, Johnson E, Nygård J, Marcus C M and Jespersen T 2015 *Nat. Mater.* **14** 400–6
- [340] Chang W, Albrecht S, Jespersen T, Kuemmeth F, Krogstrup P, Nygård J and Marcus C M 2015 *Nat. Nanotechnol.* **10** 232–6
- [341] Versluis R, Poletto S, Khammassi N, Tarasinski B, Haider N, Michalak D J, Bruno A, Bertels K and DiCarlo L 2017 *Phys. Rev. Appl.* **8** 034021
- [342] Nishino T, Miyake M, Harada Y and Kawabe U 1985 *IEEE Electron Device Lett.* **6** 297–9
- [343] Schyfter M, Maah-Sango J, Raley N, Ruby R, Ulrich B and Van Duzer T 1977 *IEEE Trans. Magn.* **13** 862–5
- [344] Ruby R and Van Duzer T 1981 *IEEE Trans. Electron Devices* **28** 1394–7
- [345] Seto J and Duzer T V 1974 Theory and measurements on leadtelluriumlead supercurrent junctions *Low Temperature Physics-LT 13* (New York: Springer) pp 328–33
- [346] Kleinsasser A, Jackson T N, McInturff D, Rammo F, Pettit G and Woodall J 1990 *Appl. Phys. Lett.* **57** 1811–3
- [347] Kleinsasser A, Jackson T, McInturff D, Rammo F, Pettit G and Woodall J 1989 *Appl. Phys. Lett.* **55** 1909–11